ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

Dual Digital Potentiometer (POT) with 64 Taps and SPI Interface

Description

The CAT5411 is two digital potentiometers (POTs) integrated with control logic and 16 bytes of NVRAM memory. Each digital POT consists of a series of 63 resistive elements connected between two externally accessible end points. The tap points between each resistive element are connected to the wiper outputs with CMOS switches. A separate 6-bit control register (WCR) independently controls the wiper tap switches for each digital POT. Associated with each wiper control register are four 6-bit non-volatile memory data registers (DR) used for storing up to four wiper settings. Writing to the wiper control register or any of the non-volatile data registers is via a SPI serial bus. On power-up, the contents of the first data register (DR0) for each of the two potentiometers is automatically loaded into its respective wiper control register.

The CAT5411 can be used as a potentiometer or as a two terminal, variable resistor. It is intended for circuit level or system level adjustments in a wide variety of applications.

Features

- Two Linear-taper Digital Potentiometers
- 64 Resistor Taps per Potentiometer
- End to End Resistance 2.5 k Ω , 10 k Ω , 50 k Ω or 100 k Ω
- Potentiometer Control and Memory Access via SPI Interface: Mode (0, 0) and (1, 1)
- Low Wiper Resistance, Typically 80 Ω
- Nonvolatile Memory Storage for up to Four Wiper Settings for Each Potentiometer
- Automatic Recall of Saved Wiper Settings at Power Up
- 2.5 to 6.0 Volt Operation
- Standby Current less than 1 µA
- 24-lead SOIC and 24-lead TSSOP
- Industrial Temperature Ranges
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com







TSSOP24 Y SUFFIX CASE 948AR

SOIC-24 W SUFFIX CASE 751BK

PIN CONNECTIONS





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

MARKING DIAGRAMS

(SOIC-24)



L = Assembly Location

3 = Lead Finish - Matte-Tin

B = Product Revision (Fixed as "B")

CAT = Fixed as "CAT"

5411W = Device Code

T = Temperature Range (I = Industrial)

- = Dash

RR = Resistance

 $25 = 2.5 \text{ K}\Omega$

 $10 = 10 \text{ K}\Omega$


 $50 = 50 \text{ K}\Omega$

 $00 = 100 \text{ K}\Omega$

Y = Production Year (Last Digit)

M = Production Month (1-9, O, N, D)

XXXX = Last Four Digits of Assembly Lot Number



R = Resistance

 $1 = 2.5 \text{ K}\Omega$

2 = 10 KΩ

 $4 = 50 \text{ K}\Omega$

 $5 = 100 \text{ K}\Omega$

L = Assembly Location

B = Product Revision (Fixed as "B")

CAT5411Y = Device Code

T = Temperature Range (I = Industrial)

3 = Lead Finish - Matte-Tin

Y = Production Year (Last Digit)

M = Production Month (1-9, O, N, D)

XXX = Last Three Digits of Assembly Lot Number




Figure 1. Functional Diagram

PIN DESCRIPTIONS

SI: Serial Input

SI is the serial data input pin. This pin is used to input all opcodes, byte addresses and data to be written to the CAT5411. Input data is latched on the rising edge of the serial clock.

SO: Serial Output

SO is the serial data output pin. This pin is used to transfer data out of the CAT5411. During a read cycle, data is shifted out on the falling edge of the serial clock.

SCK: Serial Clock

SCK is the serial clock pin. This pin is used to synchronize the communication between the microcontroller and the CAT5411. Opcodes, byte addresses or data present on the SI pin are latched on the rising edge of the SCK. Data on the SO pin is updated on the falling edge of the SCK.

A0, A1: Device Address Inputs

These inputs set the device address when addressing multiple devices. A total of four devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5411.

R_H, R_L: Resistor End Points

The four sets of $R_{\rm H}$ and $R_{\rm L}$ pins are equivalent to the terminal connections on a mechanical potentiometer.

R_W: Wiper

The four R_W pins are equivalent to the wiper terminal of a mechanical potentiometer.

CS: Chip Select

CAT5251 and $\overline{\text{CS}}$ high disables the CAT5411. $\overline{\text{CS}}$ high takes the SO output pin to high impedance and forces the devices into a Standby mode (unless an internal write operation is underway). The CAT5411 draws ZERO current in the Standby mode. A high to low transition on $\overline{\text{CS}}$ is required prior to any sequence being initiated. A low to high transition on $\overline{\text{CS}}$ after a valid write sequence is what initiates an internal write cycle.

WP: Write Protect

 \overline{WP} is the Write Protect pin. The Write Protect pin will allow normal read/write operations when held high. When \overline{WP} is tied low, all non-volatile write operations to the Data registers are inhibited (change of wiper control register is allowed). \overline{WP} going low while \overline{CS} is still low will interrupt a write to the registers. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation.

HOLD: Hold

The \overline{HOLD} pin is used to pause transmission to the CAT5411 while in the middle of a serial sequence without having to re-transmit entire sequence at a later time. To pause, \overline{HOLD} must be brought low while SCK is low. The SO pin is in a high impedance state during the time the part is paused, and transitions on the SI pins will be ignored. To resume communication, \overline{HOLD} is brought high, while SCK is low. (\overline{HOLD} should be held high any time this function is not being used.) \overline{HOLD} may be tied high directly to V_{CC} or tied to V_{CC} through a resistor.

Table 1. PIN CONNECTIONS

Pin SOIC	Pin TSSOP	Name	Function
1	19	V_{CC}	Supply Voltage
2	20	R _{L0}	Low Reference Terminal for Potentiometer 0
3	21	R _{H0}	High Reference Terminal for Potentiometer 0
4	22	R _{W0}	Wiper Terminal for Potentiometer 0
5	23	CS	Chip Select
6	24	WP	Write Protection
7	1	SI	Serial Input
8	2	A ₁	Device Address
9	3	R _{L1}	Low Reference Terminal for Potentiometer 1
10	4	R _{H1}	High Reference Terminal for Potentiometer 1
11	5	R _{W1}	Wiper Terminal for Potentiometer 1
12	6	GND	Ground
13	7	NC	No Connect
14	8	NC	No Connect
15	9	NC	No Connect
16	10	NC	No Connect
17	11	SCK	Bus Serial Clock
18	12	HOLD	Hold
19	13	SO	Serial Data Output
20	14	A ₀	Device Address, LSB
21	15	NC	No Connect
22	16	NC	No Connect
23	17	NC	No Connect
24	18	NC	No Connect

DEVICE OPERATION

The CAT5411 is two resistor arrays integrated with SPI serial interface logic, two 6-bit wiper control registers and eight 6-bit, non-volatile memory data registers. Each resistor array contains 63 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (R_H and R_L). R_H and R_L are symmetrical and may be interchanged. The tap positions between and at the ends of the series resistors are connected to the output wiper terminals (R_W) by a CMOS

transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control registers or the non-volatile memory data registers via the SPI bus. Additional instructions allow data to be transferred between the wiper control registers and each respective potentiometer's non-volatile data registers. Also, the device can be instructed to operate in an "increment/decrement" mode.

SERIAL BUS PROTOCOL

The CAT5041 supports the SPI bus data transmission protocol. The synchronous Serial Peripheral Interface (SPI) helps the CAT5411 to interface directly with many of today's popular microcontrollers. The CAT5041 contains an 8-bit instruction register. The instruction set and the operation codes are detailed in the instruction set Table 12.

After the device is selected with \overline{CS} going low the first byte will be received. The part is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The first byte contains one of the six op-codes that define the operation to be performed.

Table 2. RELIABILITY CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter Reference Test Method Min				Max	Units
N _{END} (Note 1)	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
TDR (Note 1)	Data Retention	MIL-STD-883, Test Method 1008	100			Years
V _{ZAP} (Note 1)	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			Volts
I _{LTH} (Note 1)	Latch-up	JEDEC Standard 17	100			mA

^{1.} This parameter is tested initially and after a design or process change that affects the parameter.

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameters	Ratings	Units
Temperature Under Bias	-55 to +125	°C
Storage Temperature Range	-65 to +150	°C
Voltage to any Pins with Respect to V _{SS} (Notes 2, 3)	-2.0 to V _{CC} +2.0	V
V _{CC} with Respect to GND	-2.0 to +7.0	V
Package Power Dissipation Capability (T _A = 25°C)	1.0	W
Lead Soldering Temperature (10 s)	300	°C
Wiper Current	±12	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 4. RECOMMENDED OPERATING CONDITIONS

Parameters	Ratings	Units
V _{CC}	+2.5 to 6.0	V
Industrial Temperature	-40 to +85	°C

^{2.} The minimum DC input voltage is –0.5 V. During transitions, inputs may undershoot to –2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5 V, which may overshoot to V_{CC} +2.0 V for periods of less than 20 ns.

^{3.} Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to V_{CC} +1 V.

Table 5. POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
R _{POT}	Potentiometer Resistance (-00)			100		kΩ
R _{POT}	Potentiometer Resistance (-50)			50		kΩ
R _{POT}	Potentiometer Resistance (-10)			10		kΩ
R _{POT}	Potentiometer Resistance (-25)			2.5		kΩ
	Potentiometer Resistance Tolerance				+20	%
	R _{POT} Matching				1	%
	Power Rating	25°C, each pot			50	mW
I _W	Wiper Current				+6	mA
R _W	Wiper Resistance	I _W = +3 mA @ V _{CC} = 3 V			300	Ω
R _W	Wiper Resistance	I _W = +3 mA @ V _{CC} = 5 V		80	150	Ω
V_{TERM}	Voltage on any R _H or R _L Pin	V _{SS} = 0 V	GND		V _{CC}	V
V _N	Noise	(Note 4)				nV/√Hz
	Resolution			1.6		%
	Absolute Linearity (Note 5)	R _{W(n)(actual)} -R _{(n)(expected)} (Note 8)			+1	LSB (Note 7)
	Relative Linearity (Note 6)	R _{W(n+1)} -[R _{W(n)+LSB}] (Note 8)			+0.2	LSB (Note 7)
TC _{RPOT}	Temperature Coefficient of R _{POT}	(Note 4)		+300		ppm/°C
TC _{RATIO}	Ratiometric Temp. Coefficient	(Note 4)			20	ppm/°C
C _H /C _L /C _W	Potentiometer Capacitances	(Note 4)		10/10/25		pF
fc	Frequency Response	R _{POT} = 50 kΩ (Note 4)		0.4		MHz

^{4.} This parameter is tested initially and after a design or process change that affects the parameter.

 Table 6. D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Test Conditions	Min	Max	Units
I _{CC}	Power Supply Current	f _{SCK} = 2 MHz, SO Open Inputs = GND		1	mA
I _{SB}	Standby Current (V _{CC} = 5 V)	V _{IN} = GND or V _{CC} ; SO Open		1	μΑ
ILI	Input Leakage Current	V _{IN} = GND to V _{CC}		10	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = GND to V _{CC}		10	μΑ
V_{IL}	Input Low Voltage		-1	V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7	V _{CC} + 1.0	V
V _{OL1}	Output Low Voltage (V _{CC} = 3 V)	I _{OL} = 3 mA		0.4	V

^{5.} Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

6. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer.

It is a measure of the error in step size.

^{7.} LSB = R_{TOT} / 63 or $(R_H - R_L)$ / 63, single pot 8. n = 0, 1, 2, ..., 63

Table 7. PIN CAPACITANCE (Note 9)

(Applicable over recommended operating range from T_A = 25°C, f = 1.0 MHz, V_{CC} = +5.0 V (unless otherwise noted).)

Symbol	Test Conditions	Min	Тур	Max	Units	Conditions
C _{OUT}	Output Capacitance (SO)			8	pF	V _{OUT} = 0 V
C _{IN}	Input Capacitance (CS, SCK, SI, WP, HOLD)			6	pF	$V_{IN} = 0 V$

Table 8. POWER UP TIMING (Note 9) (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Min	Тур	Max	Units
t _{PUR} (Note 10)	Power-up to Read Operation			1	ms
t _{PUW} (Note 10)	Power-up to Write Operation			1	ms

^{9.} This parameter is tested initially and after a design or process change that affects the parameter.

Table 9. ELECTRICAL CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
t _{SU}	Data Setup Time		50			ns
t _H	Data Hold Time		50			ns
t _{WH}	SCK High Time		125			ns
t _{WL}	SCK Low Time		125			ns
f _{SCK}	Clock Frequency		DC		3	MHz
t _{LZ}	HOLD to Output Low Z				50	ns
t _{RI} (Note 11)	Input Rise Time				2	μs
t _{FI} (Note 11)	Input Fall Time				2	μs
t _{HD}	HOLD Setup Time	C _L = 50 pF	100			ns
t _{CD}	HOLD Hold Time		100			ns
t _{WC}	Write Cycle Time				5	ms
t _V	Output Valid from Clock Low				250	ns
t _{HO}	Output Hold Time		0			ns
t _{DIS}	Output Disable Time				250	ns
t _{HZ}	HOLD to Output High Z				100	ns
t _{CS}	CS High Time		250			ns
t _{CSS}	CS Setup Time		250			ns
tcsH	CS Hold Time		250			ns

^{11.} This parameter is tested initially and after a design or process change that affects the parameter.

Table 10. POTENTIOMETER AC CHARACTERISTICS

Symbol	Parameter	Max	Units
t _{WRL}	Wiper response time after instruction issued (all load instructions)	10	μs
t _{WRID}	Wiper response time from an active SCK edge (Increment/decrement instruction)	5	μs

^{10.} t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated.




Figure 2. Synchronous Data Timing




Figure 3. HOLD Timing

INSTRUCTION AND REGISTER DESCRIPTION

Device Type/Address Byte

The first byte sent to the CAT5411 from the master/processor is called the Device Address Byte. The most significant four bits of the Device Type address are a device type identifier. These bits for the CAT5411 are fixed at 0101[B] (refer to Figure 4).

The two least significant bits in the slave address byte, A1 – A0, are the internal slave address and must match the physical device address which is defined by the state of the A1 – A0 input pins for the CAT5411 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A1 – A0 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS} . The remaining two bits in the device address byte must be set to 0.

Instruction Byte

The next byte sent to the CAT5411 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I [3:0]. The R1 and R0 bits point to one of the four data registers of each associated potentiometer. The least two significant bits point to one of two Wiper Control Registers. The format is shown in Figure 5.

Table 11. DATA REGISTER SELECTION

Data Register Selected	R1	R0
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1




Figure 4. Identification Byte Format 0101 Device Type Identifier (MSB)




Figure 6. Potentiometer Timing (for All Load Instructions)

WIPER CONTROL AND DATA REGISTERS

Wiper Control Register (WCR)

The CAT5411 contains two 6-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 64 switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written by the host via Write Wiper Control Register instruction; it may be written by

transferring the contents of one of four associated Data Registers via the XFR Data Register instruction, it can be modified one step at a time by the Increment/Decrement instruction (see Instruction section for more details). Finally, it is loaded with the content of its data register zero (DR0) upon power-up.

The Wiper Control Register is a volatile register that loses its contents when the CAT5411 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

Data Registers (DR)

Each potentiometer has four 6-bit non-volatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Control Register. Any data changes in one of the Data Registers is a non-volatile operation and will take a maximum of 5 ms.

Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the \overline{CS} input goes HIGH after a write sequence is received. The status of the internal write cycle can be monitored by issuing a Read Status command to read the Write in Process (WIP) bit.

INSTRUCTIONS

Four of the ten instructions are three bytes in length. These instructions are:

- Read Wiper Control Register read the current wiper position of the selected potentiometer in the WCR
- Write Wiper Control Register change current wiper position in the WCR of the selected potentiometer
- **Read Data Register** read the contents of the selected Data Register
- Write Data Register write a new value to the selected Data Register
- **Read Status** Read the status of the WIP bit which when set to "1" signifies a write cycle is in progress.

Table 12. INSTRUCTION SET (Note: 1/0 = data is one or zero)

		Instruction Set							
Instruction	13	12	l1	10	R1	R0	0	WCR ₀ / P0	Operations
Read Wiper Control Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Control Register pointed to by P0
Write Wiper Control Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Control Register pointed to by P0
Read Data Register	1	0	1	1	1/0	1/0	0	1/0	Read the contents of the Data Register pointed to by P0 and R1-R0
Write Data Register	1	1	0	0	1/0	1/0	0	1/0	Write new value to the Data Register pointed to by P0 and R1-R0
XFR Data Register to Wiper Control Register	1	1	0	1	1/0	1/0	0	1/0	Transfer the contents of the Data Register pointed to by P0 and R1-R0 to its associated Wiper Control Register
XFR Wiper Control Register to Data Register	1	1	1	0	1/0	1/0	0	1/0	Transfer the contents of the Wiper Control Register pointed to by P0 to the Data Register pointed to by R1–R0
Global XFR Data Registers to Wiper Control Registers	0	0	0	1	1/0	1/0	0	0	Transfer the contents of the Data Registers pointed to by R1–R0 of all four pots to their respective Wiper Control Registers
Global XFR Wiper Control Registers to Data Register	1	0	0	0	1/0	1/0	0	0	Transfer the contents of both Wiper Control Registers to their respective data Registers pointed to by R1-R0 of all four pots
Increment/Decrement Wiper Control Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P0
Read Status	0	1	0	1	0	0	0	1	Read WIP bit to check internal write cycle status

The basic sequence of the three byte instructions is illustrated in Figure 8. These three-byte instructions exchange data between the WCR and one of the Data Registers. The WCR controls the position of the wiper. The response of the wiper to this action will be delayed by $t_{\rm WRL}$. A transfer from the WCR (current wiper position), to a Data Register is a write to non-volatile memory and takes a minimum of $t_{\rm WR}$ to complete. The transfer can occur between one of the four potentiometers and one of its

associated registers; or the transfer can occur between all potentiometers and one associated register.

Four instructions require a two-byte sequence to complete, as illustrated in Figure 7. These instructions transfer data between the host/processor and the CAT5411; either between the host and one of the data registers or directly between the host and the Wiper Control Register. These instructions are:

- XFR Data Register to Wiper Control Register
 This transfers the contents of one specified Data
 Register to the associated Wiper Control Register.
- XFR Wiper Control Register to Data Register
 This transfers the contents of the specified Wiper
 Control Register to the specified associated Data
 Register.
- Global XFR Data Register to Wiper Control Register

This transfers the contents of all specified Data Registers to the associated Wiper Control Registers.

 Global XFR Wiper Counter Register to Data Register

This transfers the contents of all Wiper Control Registers to the specified associated Data Registers.

Increment/Decrement Command

The final command is Increment/Decrement (Figures 9 and 10). The Increment/Decrement command is different from the other commands. Once the command is issued the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCK clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the R_H terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the R_L terminal.

See Instructions format for more detail.




Figure 7. Two-byte Instruction Sequence




Figure 8. Three-byte Instruction Sequence





Figure 9. Increment/Decrement Instruction Sequence



INSTRUCTION FORMAT

Table 13. READ WIPER CONTROL REGISTER (WCR)

C	S			DE\	/ICE	AD	DR	ESS					INS.	TRUCT	ION						DΑ	TΑ				cs
		0	1	0	1	0	0	A1	A0	1	0	0	1	0	0	0	P0	7	6	5	4	3	2	1	0	
																		0	0							

Table 14. WRITE WIPER CONTROL REGISTER (WCR)

	CS			DE\	/ICE	AD	DR	ESS					INS	TRUC	ГІОИ						DA	TΑ				CS
		0	1	0	1	0	0	A1	A0	1	0	1	0	0	0	0	P0	7	6	5	4	3	2	1	0	
																		0	0							
L																										

Table 15. READ DATA REGISTER (DR)

C	s			DE\	/ICE	AD	DR	ESS					INS	TRUC	ION						DΑ	TΑ				CS
		0	1	0	1	0	0	A1	A0	1	0	1	1	R1	R0	0	P0	7	6	5	4	3	2	1	0	

Table 16. WRITE DATA REGISTER (DR)

7	CS			DE\	/ICE	AD	DRI	ESS					INS	TRUC	ION						DΑ	TΑ				CS	High
		0	1	0	1	0	0	A1	A0	1	1	0	0	R1	R0	0	P0	7	6	5	4	3	2	1	0		Voltage Write Cycle

Table 17. READ STATUS (WIP)

С	S			DE\	/ICE	AD	DR	ESS					INS	TRUC	ION						DΑ	TΑ				CS
		0	1	0	1	0	0	A1	A0	0	1	0	1	0	0	0	1	7	6	5	4	3	2	1	W	
																		0	0						I	
																									Р	

Table 18. GLOBAL TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR)

CS			DE\	/ICE	AD	DRI	ESS					INS	TRUC	ΓΙΟΝ			CS
	0	1	0	1	0	0	A1	A0	0	0	0	1	R1	R0	0	0	

Table 19. GLOBAL TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR)

CS			DE\	/ICE	AD	DR	ESS					INS	TRUC	ΓΙΟΝ			CS	High
	0	1	0	1	0	0	A1	A0	1	0	0	0	R1	R0	0	0		Voltage Write Cycle

Table 20. TRANSFER WIPER CONTROL REGISTER (WCR) TO DATA REGISTER (DR)

CS			DE\	/ICE	AD	DR	ESS					INS	TRUC	ΓΙΟΝ			CS	High
	0	1	0	1	0	0	A1	A0	1	1	1	0	R1	R0	0	P0		Voltage Write Cycle

Table 21. TRANSFER DATA REGISTER (DR) TO WIPER CONTROL REGISTER (WCR)

CS			DE\	/ICE	AD	DRI	ESS					INS	TRUC	TION			CS
	0	1	0	1	0	0	A1	A0	1	1	0	1	R1	R0	0	P0	

Table 22. INCREMENT (I)/DECREMENT (D) WIPER CONTROL REGISTER (WCR)

CS	3		I	DEV	/ICE	AD	DRI	ESS					INS	TRUC	ΓΙΟΝ					DATA			CS
		0	1	0	1	0	0	A1	A0	0	0	1	0	0	0	0	P0	I/D	I/D		I/D	I/D	

NOTE: Any write or transfer to the Non-volatile Data Registers is followed by a high voltage cycle after $\overline{\text{CS}}$ goes high.

Table 23. ORDERING INFORMATION

Orderable Part Number	Resistance (kΩ)	Lead Finish	Package	Shipping [†]
CAT5411WI-25-T1	2.5			
CAT5411WI-10-T1	10		SOIC-24	
CAT5411WI-50-T1	50		(Pb-Free)	1,000 / Tape & Reel
CAT5411WI-00-T1	100			
CAT5411YI-25-T2	2.5			
CAT5411YI-10-T2	10		TSSOP24	
CAT5411YI-50-T2	50		(Pb-Free)	2,000 / Tape & Reel
CAT5411YI-00-T2	100			
CAT5411WI25	2.5	Matte-Tin		
CAT5411WI10	10		SOIC-24	
CAT5411WI50	50		(Pb-Free)	31 Units / Tube
CAT5411WI00	100			
CAT5411YI25	2.5			
CAT5411YI10	10		TSSOP24	
CAT5411YI50	50		(Pb-Free)	62 Units / Tube
CAT5411YI00	100			

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


^{12.} For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com.

13. All packages are RoHS-compliant (Pb-Free, Halogen Free).

^{14.} The standard lead finish is Matte-Tin.


PACKAGE DIMENSIONS


SOIC-24, 300 mils CASE 751BK ISSUE O



SYMBOL	MIN	NOM	MAX
А	2.35		2.65
A1	0.10		0.30
A2	2.05		2.55
b	0.31		0.51
С	0.20		0.33
D	15.20		15.40
Е	10.11		10.51
E1	7.34		7.60
е		1.27 BSC	
h	0.25		0.75
L	0.40		1.27
θ	0°		8°
θ1	5°		15°

TOP VIEW






END VIEW


- (1) All dimensions are in millimeters. Angles in degrees.(2) Complies with JEDEC MS-013.

PACKAGE DIMENSIONS

TSSOP24, 4.4x7.8 CASE 948AR ISSUE A



SYMBOL	MIN	NOM	MAX
Α			1.20
A1	0.05		0.15
A2	0.80		1.05
b	0.19		0.30
С	0.09		0.20
D	7.70	7.80	7.90
Е	6.25	6.40	6.55
E1	4.30	4.40	4.50
е	0.65 BSC		
L	0.50	0.60	0.70
L1	1.00 REF		
θ	0°		8°



Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opport

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free I

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative