ESD Protection Diode

Low Capacitance Array for High Speed Data Lines

ESD8008

The ESD8008 is designed specifically to protect four high speed differential pairs. Ultra−low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow−through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance for the high speed lines.

Features

- Integrated 4 Pairs (8 Lines) High Speed Data
- Single Connect, Flow through Routing
- Low Capacitance (0.35 pF Max, I/O to GND)
- Protection for the Following IEC Standards:
  IEC 61000−4−2 Level 4 (ESD) ±15 kV (Contact)
  IEC 61000−4−5 (Lightning) 5 A (8/20 μs)
- UL Flammability Rating of 94 V−0
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q101 Qualified and PPAP Capable
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- V−by−One HS
- LVDS
- Display Port

UDFN14
CASE 517CN

MARKING DIAGRAM

8008M
○ ▪

8008 = Specific Device Code
M = Date Code
▪ = Pb−Free Package

ORDERING INFORMATION

Device	Package	Shipping
ESD8008MUTAG	UDFN14 (Pb−Free)	3000 / Tape & Reel
SZESD8008MUTAG	UDFN14 (Pb−Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Rating	Symbol	Value	Unit
Operating Junction Temperature Range	T_J	−55 to +125	°C
Storage Temperature Range	T_{stg}	−55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	T_L	260	°C
IEC 61000−4−2 Contact (ESD) IEC 61000−4−2 Air (ESD)	ESD ESD	±15 ±15	kV kV
Maximum Peak Pulse Current 8/20 μs @ T_A = 25°C (I/O−GND)	I_{PP}	5.0	A

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.

ESD8008

I/O Pin 1   I/O Pin 2   I/O Pin 4   I/O Pin 5   I/O Pin 7   I/O Pin 8   I/O Pin 10   I/O Pin 11

Center Pins, Pin 3, 6, 9, 12, 13, 14

Note: Common GND − Only Minimum of 1 GND connection required

Figure 1. Pin Schematic

| I/O	1		
I/O	2		
GND	3	14	GND
I/O	4		
I/O	5		
GND	6	13	GND
I/O	7		
I/O	8		
GND	9	12	GND
I/O	10		
I/O	11		

Figure 2. Pin Configuration

Note: Only minimum of one pin needs to be connected to ground for functionality of all pins.

ESD8008

ELECTRICAL CHARACTERISTICS
(T_A = 25°C unless otherwise noted)

Symbol	Parameter
V_{RWM}	Working Peak Voltage
I_R	Maximum Reverse Leakage Current @ V_{RWM}
V_{BR}	Breakdown Voltage @ I_T
I_T	Test Current
V_{HOLD}	Holding Reverse Voltage
I_{HOLD}	Holding Reverse Current
R_{DYN}	Dynamic Resistance
I_{PP}	Maximum Peak Pulse Current
V_C	Clamping Voltage @ I_{PP} $V_C = V_{HOLD} + (I_{PP} * R_{DYN})$

$$V_C = V_{HOLD} + (I_{PP} * R_{DYN})$$

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V_{BR}	I_T = 1 mA, I/O Pin to GND	5.5	7.0	8.5	V
Reverse Leakage Current	I_R	V_{RWM} = 3.3 V, I/O Pin to GND			0.5	μA
Holding Reverse Voltage	V_{HOLD}	I/O Pin to GND		1.19		V
Holding Reverse Current	I_{HOLD}	I/O Pin to GND		25		mA
Clamping Voltage (Note 1)	V_C	IEC61000−4−2, ±8 kV Contact		See Figures 3 and 4		V
Clamping Voltage	V_C	I_{PP} = 1 A, Any I/O to GND (8/20 μs pulse)		1.5		V
Clamping Voltage	V_C	I_{PP} = 5 A, Any I/O to GND (8/20 μs pulse)		5.0		V
Clamping Voltage TLP (Note 2) See Figures 7 through 10	V_C	I_{PP} = 8 A } IEC 61000−4−2 Level 2 equivalent I_{PP} = −8 A } (±4 kV Contact, ±4 kV Air)		4.6 −5.1		V
		I_{PP} = 16 A } IEC 61000−4−2 Level 4 equivalent I_{PP} = −16 A } (±8 kV Contact, ±15 kV Air)		8.1 −10.3		
Dynamic Resistance	R_{DYN}	I/O Pin to GND GND to I/O Pin		0.43 0.50		Ω
Junction Capacitance	C_J	V_R = 0 V, f = 1 MHz between I/O Pins and GND V_R = 0 V, f = 2.5 GHz between I/O Pins and GND V_R = 0 V, f = 5.0 GHz between I/O Pins and GND V_R = 0 V, f = 1 MHz, between I/O Pins		0.30 0.20 0.20 0.10	0.35 0.16	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
1. For test procedure see Figures 5 and 6 and application note AND8307/D.
2. ANSI/ESD STM5.5.1 − Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model.
   TLP conditions: Z_0 = 50 Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t_1 = 30 ns to t_2 = 60 ns.

**Figure 3. IEC61000−4−2 +8 kV Contact ESD Clamping Voltage**

Figure 4. IEC61000−4−2 −8 kV Contact Clamping Voltage

IEC 61000−4−2 Spec.

Level	Test Volt-age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8

IEC61000−4−2 Waveform

I_{peak}
100%
90%
I @ 30 ns
I @ 60 ns
10%
t_P = 0.7 ns to 1 ns

Figure 5. IEC61000−4−2 Spec

ESD Gun

Oscilloscope

50 Ω Cable

50 Ω

Figure 6. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8307/D − Characterization of ESD Clamping Performance.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000−4−2 waveform. Since the IEC61000−4−2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. **onsemi** has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how **onsemi** creates these screenshots and how to interpret them please refer to AND8307/D.

ESD8008

Figure 7. Positive TLP I–V Curve

$$V_C = V_{HOLD} + (I_{PP} * R_{DYN})$$

Figure 8. Negative TLP I–V Curve

NOTE: TLP parameter: $Z_0 = 50 \, \Omega$, $t_p = 100$ ns, $t_r = 300$ ps, averaging window: $t_1 = 30$ ns to $t_2 = 60$ ns. V_{IEC} is the equivalent voltage stress level calculated at the secondary peak of the IEC 61000−4−2 waveform at t = 30 ns with 2 A/kV. See TLP description below for more information.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I−V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 9. TLP I−V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 10 where an 8 kV IEC 61000−4−2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I−V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels. For more information on TLP measurements and how to interpret them please refer to AND9007/D.

Figure 9. Simplified Schematic of a Typical TLP System

Figure 10. Comparison Between 8 kV IEC 61000−4−2 and 8 A and 16 A TLP Waveforms

Figure 11. IEC61000−4−5 8/20 μs Pulse
Waveform

Figure 12. Clamping Voltage vs. Peak Pulse Current
(t_p = 8/20 μs per Figure 11)

Figure 13. Junction Capacitance; V_R = 0, f = 500 MHz − 10 GHz

Interface	Data Rate (Gbps)	Fundamental Frequency (GHz)	3rd Harmonic Frequency (GHz)	ESD8008 Insertion Loss (−dB)
V−by−One HS Full HD (1920 x 1080p) 240 Hz, 36bit color depth	3.71	1.854 (m1)	5.562 (m3)	m1 = 0.146 m3 = 0.451

Figure 14. ESD8008 Insertion Loss

Figure 15. V−by−One HS Layout Diagram (for LCD Panel)

PCB Layout Guidelines

Steps must be taken for proper placement and signal trace routing of the ESD protection device in order to ensure the maximum ESD survivability and signal integrity for the application. Such steps are listed below.

- Place the ESD protection device as close as possible to the I/O connector to reduce the ESD path to ground and improve the protection performance.
- Make sure to use differential design methodology and impedance matching of all high speed signal traces.

♦ Use curved traces when possible to avoid unwanted reflections.
♦ Keep the trace lengths equal between the positive and negative lines of the differential data lanes to avoid common mode noise generation and impedance mismatch.
♦ Place grounds between high speed pairs and keep as much distance between pairs as possible to reduce crosstalk.

Latch-Up Considerations

onsemi's 8000 series of ESD protection devices utilize a snap-back, SCR type structure. By using this technology, the potential for a latch-up condition was taken into account by performing load line analyses of common high speed serial interfaces. Example load lines for latch-up free applications and applications with the potential for latch-up are shown below with a generic IV characteristic of a snapback, SCR type structured device overlaid on each. In the latch-up free load line case, the IV characteristic of the snapback protection device intersects the load-line in one unique point (V_{OP}, I_{OP}). This is the only stable operating point of the circuit and the system is therefore latch-up free. In the non-latch up free load line case, the IV characteristic of the snapback protection device intersects the load-line in two points (V_{OPA}, I_{OPA}) and (V_{OPB}, I_{OPB}). Therefore in this case, the potential for latch-up exists if the system settles at (V_{OPB}, I_{OPB}) after a transient. Because of this, ESD8008 should not be used for HDMI applications – ESD8104 or ESD8040 have been designed to be acceptable for HDMI applications without latch-up. Please refer to Application Note AND9116/D for a more in-depth explanation of latch-up considerations using ESD8000 series devices.

ESD8008 Latch−up free:
V−by−One HS, DisplayPort, LVDS

ESD8008 Potential Latch−up:
HDMI 1.4/1.3a TMDS

Figure 16. Example Load Lines for Latch-up Free Applications and Applications with the Potential for Latch-up

Table 1. SUMMARY OF SCR REQUIREMENTS FOR LATCH-UP FREE APPLICATIONS

Application	VBR (min) (V)	IH (min) (mA)	VH (min) (V)	onsemi ESD8000 Series Recommended PN
HDMI 1.4/1.3a TMDS	3.465	54.78	1.0	ESD8104, ESD8040
DisplayPort	3.600	25.00	1.0	ESD8004, ESD8006, ESD8008
V−by−One HS	1.980	21.70	1.0	ESD8008
LVDS	1.829	9.20	1.0	ESD8008

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

**UDFN14, 5.5x1.5, 0.5P**
CASE 517CN
ISSUE O

DATE 30 OCT 2012

SCALE 2:1

TOP VIEW

PIN ONE REFERENCE

2X △ 0.10 C

2X △ 0.10 C

SIDE VIEW

// 0.05 C

△ 0.10 C

NOTE 4

DETAIL B

(A3)

A

A1

C SEATING PLANE

BOTTOM VIEW

DETAIL C

DETAIL A

e

L

E2

D2

14X b

⊕ 0.10 Ⓜ C A B
  0.05 Ⓜ C NOTE 3

DETAIL A
OPTIONAL CONSTRUCTION

L
L1

DETAIL B
OPTIONAL CONSTRUCTION

EXPOSED Cu   MOLD CMPD

DETAIL C

0.10 REF

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20 MM FROM TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM	MILLIMETERS	
	MIN	MAX
A	0.45	0.55
A1	0.00	0.05
A3	0.13 REF	
b	0.15	0.25
D	5.50 BSC	
D2	0.45	0.55
E	1.50 BSC	
E2	0.50	0.70
e	0.50 BSC	
L	0.20	0.40
L1	0.00	0.05

GENERIC MARKING DIAGRAM*

XXXXM

XXXX = Specific Device Code
M   = Date Code
▪   = Pb–Free Package

*This information is generic. Please refer to device data sheet for actual part marking.

RECOMMENDED SOLDERING FOOTPRINT*

PACKAGE OUTLINE

3X 0.56

6X 0.43

1.80

3X 0.62

14X 0.26

0.50

14X 0.50

0.50 PITCH

DIMENSION: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON84523E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN14, 5.5X1.5, 0.5P		PAGE 1 OF 1

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales

◊