# Onsemi

## **Digital FET, Dual N & P** Channel

## FDG6321C

## **General Description**

These dual N & P-Channel logic level enhancement mode field effect transistors are produced using onsemi's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially on low voltage replacement for bipolar digital transistors and small signal MOSFETS. Since bias resistors are not required, this dual digital FET can replace several different digital transistors, with different bias resistor values.


### Features

- N-Ch 0.50 A, 25 V
  - $R_{DS(ON)} = 0.45 \ \Omega @ V_{GS} = 4.5 \ V$
  - $R_{DS(ON)} = 0.60 \Omega @ V_{GS} = 2.7 V$
- P-Ch -0.41 A, -25 V
  - $R_{DS(ON)} = 1.1 \Omega @ V_{GS} = -4.5 V$
  - $R_{DS(ON)} = 1.5 \Omega @ V_{GS} = -2.7 V$
- Very Small Package Outline SC70-6
- Very Low Level Gate Drive Requirements Allowing Direct Operation in 3 V Circuits ( $V_{GS(th)} < 1.5 V$ )
- JEFOR • Gate-Source Zener for ESD Ruggedness (>6 kV Human Body Model)
- These Devices are Pb-Free and are RoHS Compliant

## ABSOLUTE MAXIMUM RATINGS (TA = 25°C unless otherwise noted)


Symbol	Param	neter	N-Channel	P-Channel	Units
V <sub>DSS</sub>	Drain-Source Voltage		25	-25	V
V <sub>GSS</sub>	Gate-Source Voltage		8	-8	V
I <sub>D</sub>	Drain Current Continuous		0.5	-0.41	А
1		Pulsed	1.5	-1.2	
P <sub>D</sub>	Maximum Power Dissipation (Note 1)		0.3		W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to 150		°C
ESD	Electrostatic Dis Rating MIL–STI Human Body M 1500 Ω)	D-883D	6		kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.




SC-88/SC70-6/SOT-363 CASE 419B-02





Assembly Operation Month



### **ORDERING INFORMATION**

	Device	Package	Shipping <sup>†</sup>
FI	DG6321C	SC-88/SC70-6/ SOT-363 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **THERMAL CHARACTERISTICS**

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	415	°C/W

R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design. R<sub>θJA</sub> = 415°C/W on minimum pad mounting on FR-4 board in still air.

## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A	N-Ch	25	-	-	V	
		$V_{GS}$ = 0 V, $I_D$ = –250 $\mu$ A	P-Ch	-25	-	-		
$\Delta \text{BV}_{\text{DSS}} / \Delta \text{T}_{\text{J}}$	Breakdown Voltage Temperature	$I_D$ = 250 $\mu$ A, Referenced to 25°C	N-Ch	-	26	-	mV/°C	
	Coefficient	$I_D = -250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$	P-Ch	-	-22	-		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch	-	-		μA	
		$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 55 $^{\circ}C$		- /		10		
I <sub>GSS</sub>	Gate-Body Leakage Current	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch	-	$\Theta^{\vee}$	-1	μA	
		$V_{DS}$ = –20 V, $V_{GS}$ = 0 V, $T_{J}$ = 55°C		<u></u> γ.	-	-10		
I <sub>GSS</sub>	Gate-Body Leakage Current	$V_{GS}$ = 8 V, $V_{DS}$ = 0 V	N-Ch	<u> 1-</u>	-	100	nA	
		$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$	P-Ch	In.	ta-	-100		
N CHARACTE	RISTICS (Note 2)			31.1	0			

#### **ON CHARACTERISTICS** (Note 2)

V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	N-Ch	0.65	0.8	1.5	V
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	-0.65	-0.82	-1.5	
$\Delta V_{GS(th)}  /  \Delta T_J$	Gate Threshold Voltage	$I_D = 250 \ \mu A$ , Referenced to $25^{\circ}C$	N=Ch	-	-2.6	-	mV/°C
	Temperature Coefficient	$I_D = -250 \ \mu A$ , Referenced to $25^{\circ}C$	P-Ch	-	2.1	-	
R <sub>DS(ON)</sub>	Static Drain-Source	$V_{GS} = 4.5 \text{ V}, I_{D} = 0.5 \text{ A}$	N-Ch	-	0.34	0.45	Ω
	On-Resistance	$V_{GS}$ = 4.5 V, I <sub>D</sub> = 0.5 A, T <sub>J</sub> = 125°C		-	0.55	0.72	
	CNUC	V <sub>GS</sub> = 2.7 V, I <sub>D</sub> = 0.2 A		-	0.44	0.6	
	- 13 AS	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.41 A	P-Ch	-	0.85	1.1	
	EVICEPLEE	$V_{GS}$ = -4.5 V, I <sub>D</sub> = -0.41 A, T <sub>J</sub> = 125°C		-	1.2	1.8	
	DE CPKE	$V_{GS}$ = –2.7 V, $I_{D}$ = –0.05 A		-	1.15	1.5	
I <sub>D(ON)</sub>	On-State Drain Current	$V_{GS}$ = 4.5 V, $V_{DS}$ = 5 V	N-Ch	0.5	-	-	Α
	¥	$V_{GS}$ = -4.5 V, $V_{DS}$ = -5 V	P-Ch	-0.41	-	-	
9fs	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 0.5 \text{ A}$	N-Ch	-	1.45	-	S
		$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -0.41 \text{ A}$	P-Ch	-	0.9	-	]

### DYNAMIC CHARACTERISTICS

C <sub>iss</sub>	Input Capacitance	N–Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	N-Ch	-	50	-	pF
			P-Ch	1	62	I	
C <sub>oss</sub>	Output Capacitance	P–Channel V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V,	N-Ch	-	28	-	
		f = 1.0 MHz	P-Ch	-	34	-	
C <sub>rss</sub>	Reverse Transfer Capacitance		N-Ch	-	9	-	
			P-Ch	-	10	-	

## **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (continued)

Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Unit
SWITCHING C	HARACTERISTICS (Note 2)		•				
t <sub>D(on)</sub>	Turn-On Delay Time	N-Channel	N-Ch	-	3	6	ns
		$V_{DD}$ = 5 V, I <sub>D</sub> = 0.5 A, V <sub>GS</sub> = 4.5 V, R <sub>GEN</sub> = 50 $\Omega$	P-Ch	-	7	15	
t <sub>r</sub>	Turn-On Rise Time	P-Channel	N-Ch	-	8.5	18	ns
		$V_{DD} = -5 \text{ V}, \text{ I}_{D} = -0.5 \text{ A},$	P-Ch	-	8	16	
t <sub>D(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 50 Ω	N-Ch	-	17	30	ns
			P-Ch	-	55	80	
t <sub>f</sub>	Turn-Off Fall Time		N-Ch	-	13	25	ns
			P-Ch	-	35	60	
Qg	Total Gate Charge	N-Channel	N-Ch	-	1.64	2.3	nC
		$V_{DS} = 5 V, I_D = 0.5 A, V_{GS} = 4.5 V$	P-Ch		1.1	1.5	
Q <sub>gs</sub>	Gate-Source Charge	P-Channel	N-Ch	- 1	0.38	<u>(</u> ()	nC
		$V_{DS} = -5 V$ , $I_D = -0.41 A$ , $V_{GS} = -4.5 V$	P-Ch		0.31	2'-	
Q <sub>gd</sub>	Gate-Drain Charge	VGS+.5 V	N-Ch		0.45	-	nC
			P-Ch	JE,	0.29	-	

#### DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current N-Ch - 0.25 A	
	P-Gh0.25	
$V_{SD}$	Drain–Source Diode Forward $V_{GS} = 0 V$ , $I_S = 0.5 A$ (Note 2) N–Ch – 0.8 1.2 V	
	Voltage V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.5 A (Note 2) P-Ch0.8 -1.2	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%

## **TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL**




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

## TYPICAL PERFORMANCE CHARACTERISTICS: N-CHANNEL (CONTINUED)




Figure 7. Gate Charge Characteristics





Figure 8. Capacitance Characteristics



## **TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL**








Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature

## TYPICAL PERFORMANCE CHARACTERISTICS: P-CHANNEL (CONTINUED)





Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

#### **REVISION HISTORY**

Revision	Revision Description of Changes   7 FDG6321C OPN Marked as Discontinued	
7		

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.




# onsemi





#### SC-88 (SC-70 6 Lead), 1.25x2 CASE 419AD ISSUE A

DATE 07 JUL 2010










SIDE VIEW

#### Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-203.



END VIEW

DOCUMENT NUMBER:	98AON34266E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION: SC-88 (SC-70 6 LEAD), 1.25X2 PAGE						
onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.						

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>