8-Bit Shift Register with Output Register

MC74VHC594

The MC74VHC594 is an 8-bit shift register designed for 2.0 V to 5.5 V V_{CC} operation. The device contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR, SRCLR) inputs are provided on the shift and storage registers. A serial output (Q_{H} ') is provided for cascading purposes.

The shift-register (SRCLK) and storage-register (RCLK) clocks are positive-edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register.

Features

- 2.0 V to 5.5 V V_{CC} Operation
- High Speed: $f_{max} = 185 \text{ MHz}$ (Typ) at $V_{CC} = 5 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: V_{OLP} = 1.0 V (Max)
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant




ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

WL = Wafer Lot Y = Year W, WW = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

PIN ASSIGNMENT

Q _B	1 ●	16] V _{CC}
Q _C	2	15] Q _A
Q_D	3	14	SER
Q _E [4	13	RCLR
Q _F	5	12	RCLK
Q_G	6	11] SRCLK
Q _H	7	10	SRCLR
GND [8	9] Q _H '

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74VHC594DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel
NLV74VHC594DTR2G*	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

^{*}NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable

FUNCTION TABLE

		INPUT			
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION
Х	Х	L	Х	Х	Shift register is cleared.
L	1	Н	Х	Х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.
Н	1	Н	Х	Х	First stage of shift register goes high Other stages store the data of previous stage, respectively.
L	Ţ	Н	Х	Х	Shift register state is not changed.
Х	Х	Х	Х	L	Storage register is cleared.
Х	Х	Х	1	Н	Shift register data is stored in the storage register.
Х	Х	Х	↓	Н	Storage register state is not changed.




Figure 1. Logic Diagram




Figure 2. Timing Diagram

MAXIMUM RATINGS

Symbol	Parame	eter	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage	-0.5 to +6.5	V	
Vo	DC Output Voltage		-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Clamp Current		-20	mA
lok	DC Output Clamp Current		±20	mA
I _{IN}	DC Input Current		±20	mA
Io	DC Output Source / Sink Current		±25	mA
Icc	DC Supply Current per Supply Pin		±50	mA
I _{GND}	DC Ground Current per Ground Pin		±50	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead temperature, 1 mm from Case for 10) Seconds	260	°C
TJ	Junction temperature under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)		62.2	°C/W
P _D	Power Dissipation in Still Air		2	W
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% - 35%	UL-94-VO (0.125 in)	
V _{ESD}	ESD Withstand Voltage (Note 2)	Human Body Model	2000	V
		Charged Device Model	1000	
I _{Latchup}	Latchup Performance Above V _{CC}	and Below GND at 125°C (Note 3)	±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Measured with minimum pad spacing on an FR4 board, using 254 mm², 2 ounce copper trace no air flow per JESD51–7.
 HBM tested to EIA / JESD22–A114–A. CDM tested to JESD22–C101–A. JEDEC recommends that ESD qualification to EIA/JESD22–A115A (Machine Model) be discontinued.
 3. Tested to EIA/JESD78 Class II.

RECOMMENDED OPERATING CONDITIONS (Note 4)

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	5.5	V
V _{IN}	DC Input Voltage (Referenced to GND)	0	5.5	V
Vo	DC Output Voltage (Referenced to GND)	0	V _{CC}	V
T _A	Operating Free-Air Temperature	-55	+125	°C
t _r , t _f	Input Rise or Fall Rate $V_{CC} = 2.0 \text{ V}$	0	20	nS/V
	V _{CC} = 2.3 V to 2.7 V	0	20	
	V _{CC} = 3.0 V to 3.6 V	/ 0	10	
	V _{CC} = 4.5 V to 5.5 V	0	5	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS

			v _{cc}		T _A = 25°C	;	T _A ≤	85°C	T _A ≤	125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5			0.59 0.9 1.35 1.65		0.59 0.9 1.35 1.65		0.59 0.9 1.35 1.65	V
V _{OH}	Minimum High-Level Output Voltage	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -50 \mu A$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		$\begin{aligned} V_{IN} &= V_{IH} \text{ or } V_{IL} \\ I_{OH} &= -4 \text{ mA} \\ I_{OH} &= -8 \text{ mA} \end{aligned}$	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		
V _{OL}	Low-Level Output Voltage	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50 \mu\text{A}$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$\begin{aligned} &V_{IN} = V_{IH} \text{ or } V_{IL} \\ &I_{OL} = 4 \text{ mA} \\ &I_{OL} = 8 \text{ mA} \end{aligned}$	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	2.0 to 5.5			± 0.1		± 1.0		± 1.0	μА
I _{OFF}	Power Off Leakage Current	V _{IN} = 5.5 V	0			± 0.1		± 1.0		± 1.0	μА
I _{CC}	Maximum Supply Current	V _I = V _{CC} or GND, I _O = 0 A	5.5			4.0		40.0		40.0	μА

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TIMING REQUIREMENTS (Input $t_r = t_f = 3.0$ ns, Figures 3 to 7)

			T _A =	= 25°C	T _A ≤ 85°C	T _A ≤ 125°C	
Symbol	Parameter	V _{CC} (V)	Тур	Limit	Limit	Limit	Unit
t _{su}	Setup Time, SER before SRCLK $\uparrow\downarrow$	3.3	-	3.5	3.5	3.5	ns
		5.0	-	3.0	3.0	3.0	
	Setup Time, SRCLK↑ to RCLK↑	3.3	-	8.0	8.5	8.5	ns
		5.0	-	5.0	5.0	5.0	
	Setup Time, SRCLR low to RCLK↑	3.3	-	8.0	9.0	9.0	ns
		5.0	_	5.0	5.0	5.0	
t _h	Hold Time, SER before SRCLK↑↓	3.3	-	2.0	2.0	2.0	ns
		5.0	_	2.0	2.0	2.0	
	Hold Time, SRCLR low to RCLK↑	3.3	_	0.0	0.0	1.0	ns
		5.0	_	0.0	0.0	1.0	
t _{rec}	Recovery Time, SRCLR high to SRCLK↑	3.3	-	3.0	3.0	3.0	ns
		5.0	_	2.5	2.5	2.5	
	Recovery Time, RCLR high to RCLK↑	3.3	-	3.0	3.0	3.0	ns
		5.0	-	2.5	2.5	2.5	
t _W	Pulse Width, SRCLK or RCLK	3.3	-	5.0	5.0	5.0	ns
		5.0	-	5.0	5.0	5.0	
	Pulse Width, SRCLR or RCLR	3.3	-	5.0	5.0	5.0	ns
		5.0	-	5.0	5.0	5.0	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, Figures 3 to 8)

					T _A = 25°C	;	T _A = ≤	85°C	T _A = ≤	125°C	
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Тур	Max	Min	Max	Min	Max	Unit
f _{max}	Maximum Clock		3.0 to 3.6	80	150		70		70		MHz
	Frequency (50% Duty Cycle)		4.5 to 5.5	135	185		115		115		
t _{PLH} , t _{PHL}	Propagation Delay, SRCLK to	C _L = 15pF C _L = 50pF	3.0 to 3.6		8.8 11.3	13.0 16.5	1.0 1.0	15.0 18.5	1.0 1.0	15.0 18.5	ns
	Q _H '	C _L = 15pF C _L = 50pF	4.5 to 5.5		6.2 7.7	8.2 10.2	1.0 1.0	9.4 11.4	1.0 1.0	9.4 11.4	
t _{PLH} , t _{PHL}	Propagation Delay, RCLK to	C _L = 15pF C _L = 50pF	3.0 to 3.6		7.7 10.2	11.9 15.4	1.0 1.0	13.5 17.0	1.0 1.0	13.5 17.0	ns
	Q _A -Q _H	C _L = 15pF C _L = 50pF	4.5 to 5.5		5.4 6.9	7.4 9.4	1.0 1.0	8.5 10.5	1.0 1.0	8.5 10.5	
t _{PHL}	Propagation Delay,	C _L = 15pF C _L = 50pF	3.0 to 3.6		8.4 10.9	12.8 16.3	1.0 1.0	13.7 17.2	1.0 1.0	13.7 17.2	ns
	SRCLR to Q _H '	C _L = 15pF C _L = 50pF	4.5 to 5.5		5.9 7.4	8.0 10.0	1.0 1.0	9.1 11.1	1.0 1.0	9.1 11.1	
t _{PHL}	Propagation Delay,	C _L = 15pF C _L = 50pF	3.0 to 3.6		7.7 10.2	11.9 15.4	1.0 1.0	13.5 17.0	1.0 1.0	13.5 17.0	ns
	RCLR to Q _A -Q _H	C _L = 15pF C _L = 50pF	4.5 to 5.5		5.4 6.9	7.4 9.4	1.0 1.0	8.5 10.5	1.0 1.0	8.5 10.5	
C _{IN}	Input Capacitance				4	10		10		10	pF

Symbol	Parameter	V _{CC} (V)	Typ (T _A = 25°C)	Unit	
C _{PD}	Power Dissipation Capacitance (Note 1)	5.0	87	pF	

^{1.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption: P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0$ ns, $V_{CC} = 5.0$ V, $C_L = 50$ pF, $T_A = 25^{\circ}C$)

Symbol	Characteristic	Min	Тур	Max	Unit
V _{OLP}	Quiet Output, Dynamic V _{OL}		0.8	1.0	V
V _{OLV}	Quiet Output, Dynamic V _{OL}	-1.0	-0.8		٧
V _{IHD}	High-Level Dynamic Input Voltage	3.5			٧
V _{ILD}	Low-Level Dynamic Input Voltage			1.5	V

SWITCHING WAVEFORMS




Figure 3.




Figure 4.




Figure 5.




Figure 6.





Figure 7.

TEST CIRCUIT




*Includes all probe and jig capacitance

Figure 8. Test Circuit



DATE 19 OCT 2006




TSSOP-16 WB

NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABILE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL
 IN EXCESS OF THE K DIMENSION AT
 MAXIMUM MATERIAL CONDITION.
 TERMINIAL NILMBERS ADE SUCIUMI ECIP.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252	BSC	
М	0 °	8 °	0 °	8 °	

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



= Specific Device Code XXXX Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales