1.8 V/3 V SIMカード電源および レベル・シフタ


NCN4555は、SIMカードと外部マイクロコントローラまたは MPU間で電圧を変換するように設計されたレベル・シフタ・ アナログ回路です。内蔵LDO型DC-DCコンバータにより、 NCN4555は1.8 Vおよび3.0 VのSIMカードのドライブに使用で きます。このデバイスはISO7816-3スマート・カード・インタ フェース規格、GSM 11.11および関連規格(11.12および11.18)、 3Gモバイル要件(IMT-2000/3G UICC規格)に準拠しています。 STOPピンを使用して、低電流シャットダウン・モードを起動 して、バッテリ寿命を延ばすことができます。カードの電源 電圧(SIM_V_{CC})は、1本のピン(MOD_V_{CC})を使用して選択され ます。

特長

- 1.8 Vまたは3.0 V動作のSIMカードをサポート
- LDOは1.8 Vおよび3.0 Vで50 mAを超える電流を供給可能
- 両方向のI/Oピンに対する内蔵プルアップ抵抗
- SIMピンでの7kVを超えるESD保護(人体モデル)を規定した ISO-7816仕様に準拠し、すべてのピンを完全にESD保護
- 最大5MHz超のクロックをサポート
- 低プロフィール3x3 QFN-16パッケージ
- 鉛フリー・デバイス*

代表的アプリケーション

- 2G、2.5G、および3G携帯電話用SIMカード・インタフェース
 回路
- 識別モジュール
- スマート・カード・リーダ
- ワイヤレスPCカード






*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



ON Semiconductor®

http://onsemi.com




- Y = Year
- W = Work Week
- = Pb–Free Package

(Note: Microdot may be in either location)


ORDERING INFORMATION

| Device | Package | Shipping [†] |
|--------------|---------------------|-----------------------|
| NCN4555MNG | QFN-16 (Pb-Free) | 123 Units / Rail |
| NCN4555MNR2G | QFN–16 (Pb–Free) | 3000/Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.









PIN DESCRIPTIONS

| PIN | Name | Туре | Description |
|-----|---------------------|------------------|---|
| 1 | STOP | INPUT | $\begin{array}{l} \mbox{Power Down Mode pin:} \\ \hline \mbox{STOP} = \mbox{Low } \rightarrow \mbox{Low current shutdown mode activated} \\ \hline \mbox{STOP} = \mbox{High} \rightarrow \mbox{Normal Operation} \\ \mbox{A Low level on this pin resets the SIM interface, switching off the SIM_V_{CC}.} \end{array}$ |
| 2 | MOD_V _{CC} | INPUT | The signal present on this pin programs the SIM_V _{CC} value: $MOD_V_{CC} = Low \rightarrow SIM_V_{CC} = 1.8 V$ $MOD_V_{CC} = High \rightarrow SIM_V_{CC} = 3 V$ |
| 3 | V _{DD} | POWER | This pin is connected to the system controller power supply. It configures the level shifter input stage to accept the signals coming from the microprocessor. A 0.1 μ F capacitor shall be used to bypass the power supply voltage. When V _{DD} is below 1.1 V typical the SIM_V _{CC} is disabled. The NCN4555 comes into a shutdown mode. |
| 4 | NC | | No Connect |
| 5 | V _{BAT} | POWER | DC–DC converter supply input. The input voltage ranges from 2.7V up to 5.5V. This pin has to be bypass by a 0.1 μF capacitor. |
| 6 | NC | | No Connect |
| 7 | SIM_V _{CC} | POWER | This pin is connected to the SIM card power supply pin. An internal LDO converter is programmable by the external MPU to supply either 1.8 V or 3.0 V output voltage. An external 1.0 μF minimum ceramic capacitor recommended must be connected across SIM_V_CC and GND. During a normal operation, the SIM_V_CC voltage can be set to 1.8 V followed by a 3.0 V value, or can start directly to any of these two values. |
| 8 | SIM_I/O | INPUT/ OUTPUT | This pin handles the connection to the serial I/O of the card connector. A bidirectional level translator adapts the serial I/O signal between the card and the micro controller. A 14 k Ω (typical) pullup resistor provides a High impedance state for the SIM card I/O link. |
| 9 | SIM_RST | OUTPUT | This pin is connected to the RESET pin of the card connector. A level translator adapts the external Reset (RST) signal to the SIM card. |
| 10 | GND | GROUND | This pin is the GROUND reference for the integrated circuit and associated signals. Care must be taken to avoid voltage spikes when the device operates in a normal operation. |
| 11 | SIM_CLK | OUTPUT | This pin is connected to the CLOCK pin of the card connector. The CLOCK (CLK) signal comes from the external clock generator, the internal level shifter being used to adapt the voltage defined for the SIM_V _{CC} . |
| 12 | NC | | No Connect |
| 13 | CLK | INPUT | The clock signal, coming from the external controller, must have a Duty Cycle within the Min/Max values defined by the specification (typically 50%). The built-in level shifter translates the input signal to the external SIM card CLK input. |
| 14 | RST | INPUT | The RESET signal present at this pin is connected to the SIM card through the internal level shifter which translates the level according to the SIM_V _{CC} programmed value. |
| 15 | I/O | INPUT/ OUTPUT | This pin is connected to an external microcontroller or cellular phone management unit. A bidirectional level translator adapts the serial I/O signal between the smart card and the external controller. A built–in constant 18 k Ω (typical) resistor provides a high impedance state when not activated. |
| 16 | NC | | No Connect |

ATTRIBUTES

| Characteristics | Values | | |
|---|---|--|--|
| ESD protection HBM, SIM card pins (7, 8, 9, 10 & 11) (Note 1) HBM, All other pins (Note 1) MM, SIM card pins (7, 8, 9, 10 & 11) (Note 2) MM, All other pins (Note 2) CDM, SIM card pins (7, 8, 9, 10 & 11) (Note 3) CDM , All other pins (Note 3) | > 7 kV > 2 kV > 600 V > 200 V > 2 kV > 600 V | | |
| Moisture sensitivity (Note 4) QFN-16 | Level 1 | | |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V–0 @ 0.125 in | | |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | | | |

1. Human Body Model, R = 1500 Ω , C = 100 pF. 2. Machine Model.

CDM, Charged Device Model.
 For additional information, see Application Note AND8003/D.

MAXIMUM RATINGS (Note 5)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|--|------------|
| LDO Power Supply Voltage | V _{BAT} | $-0.5 \le V_{BAT} \le 6$ | V |
| Power Supply from Microcontroller Side | V _{DD} | $-0.5 \le V_{DD} \le 6$ | V |
| External Card Power Supply | SIM_V _{CC} | $-0.5 \le \text{SIM}_{\text{CC}} \le 6$ | V |
| Digital Input Pins | V _{in} | $-0.5 \le V_{in} \le V_{DD} + 0.5$ | |
| | l _{in} | but < 6.0 ±5 | V mA |
| Digital Output Pins | V _{out} | $-0.5 \le V_{out} \le V_{DD} + 0.5$ | |
| | l _{out} | but < 6.0 ±10 | V mA |
| SIM card Output Pins | V _{out} | −0.5 ≤ V _{out} ≤ SIM_V _{CC} + 0.5 but < 6.0 | V |
| | I _{out} | 15 (internally limited) | mA |
| QFN-16 Low Profile package Power Dissipation @ T _A = + 85°C Thermal Resistance Junction-to-Air | P _D R _{θJA} | 440 90 | mW °C/W |
| Operating Ambient Temperature Range | T _A | -40 to +85 | °C |
| Operating Junction Temperature Range | TJ | -40 to +125 | °C |
| Maximum Junction Temperature | T _{Jmax} | +125 | °C |
| Storage Temperature Range | T _{stg} | -65 to + 150 | °C |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

5. Maximum electrical ratings are defined as those values beyond which damage to the device may occur at $T_A = +25^{\circ}C$

POWER SUPPLY SECTION (-40°C to +85°C)

| Pin | Symbol | Rating | Min | Тур | Max | Unit |
|-----|-------------------------|---|------------|-------------------|------------|-------------|
| 5 | V _{BAT} | Power Supply | 2.7 | | 5.5 | V |
| 5 | I _{VBAT} | Operating current – I _{CC} = 0 mA (Note 6) | | 22 | 30 | μΑ |
| 5 | I _{VBAT_SD} | Shutdown current – STOP= Low (Note 7) | | | 3.0 | μΑ |
| 3 | V _{DD} | Operating Voltage | 1.6 | | 5.5 | V |
| 3 | I _{VDD} | Operating Current – f _{CLK} = 1 MHz (Note 8) | | 7.0 | 12 | μΑ |
| 3 | I _{VDD_SD} | Shutdown Current – STOP = Low | | | 1.0 | μΑ |
| 3 | V _{DD} | Undervoltage Lockout | 0.6 | | 1.5 | V |
| 7 | SIM_V _{CC} | $\begin{array}{l} MOD_V_{CC} = High, \ V_{BAT} = 3.0 \ V, \ I_{SIM} \ _{VCC} = 50 \ mA \\ MOD_V_{CC} = High, \ V_{BAT} = 3.3 \ V \ to \ 5.5 \ V, \ I_{SIM} \ _{VCC} = 0 \ mA \ to \ 50 \ mA \\ MOD_V_{CC} = Low, \ V_{BAT} = 2.7 \ V \ to \ 5.5 \ V, \ I_{SIM} \ _{VCC} = 0 \ mA \ to \ 50 \ mA \end{array}$ | 2.8 1.7 | 2.8 3.0 1.8 | 3.2 1.9 | V V V |
| 7 | I _{SIM_VCC_SC} | Short –Circuit Current – SIM_V $_{CC}$ shorted to ground , T_A=25 $^\circ\text{C}$ | | | 175 | mA |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

6. As long as $V_{BAT} - V_{DD} \le 2.5$ V. For $V_{BAT} - V_{DD} > 2.5$ V the maximum value increases up to 35 μ A (typical being in the +25 μ A range). 7. As long as $V_{BAT} - V_{DD} \le 2.5$ V.

8. Guaranteed by design over the operating temperature range specified.

DIGITAL INPUT/OUTPUT SECTION CLOCK, RESET, I/O, STOP, MOD_VCC

| Pin | Symbol | Rating | Min | Тур | Max | Unit |
|--------------------|--|---|-----------------------------------|-----|-------------------------------------|--------------------|
| 1,2, 13, 14, 15 | V _{in} | Input Voltage Range (STOP, MOD_V _{CC} , RST, CLK, I/O) | 0 | | V_{DD} | V |
| , | I _{IH} & I _{IL} | Input Current (STOP, MOD_V _{CC} , RST, CLK) | -100 | | 100 | nA |
| 13, 14 | V _{IH} V _{IL} | High Level Input Voltage (RST, CLK) Low Level Input Voltage (RST, CLK) | 0.7 * V _{DD} (Note 9) | | V _{DD} 0.4 | V V |
| 1, 2 | V _{IH} | High Level Input Voltage (STOP, MOD_V _{CC}) | 0.7 * V _{DD} (Note 9) | | V_{DD} | V |
| | V _{IL} | Low Level Input Voltage (STOP, MOD_V _{CC}) | 0 | | 0.4 | V |
| 15 | V _{OH_I/O} V _{OL_I/O} I _{IH} I _{IL} | High Level Output Voltage (SIM_I/O = SIM_V _{CC} , $I_{OH_I/O} = -20 \mu$ A) Low Level Output Voltage (SIM_I/O = 0 V, $I_{OH_I/O} = 200 \mu$ A) High Level Input Current (I/O) Low Level Input Current (I/O) | 0.7 * V _{DD} 0 -20 | | V _{DD} 0.4 20 1.0 | V V μA mA |
| 15 | R _{pu_I/O} | I/0 Pullup Resistor | 12 | 18 | 24 | kΩ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


9. If 1.6 V \leq V_{DD} \leq 1.8 V then V_{IHmin} = 1.26 V.

| Pin | Symbol | Rating | Min | Тур | Мах | Unit |
|-----|-------------------------|--|--|-----|--|--------------------------------|
| 9 | SIM_RST | $\begin{split} & \text{SIM}_V_{CC} = +3.0 \text{ V} \text{ (MOD}_V_{CC} = \text{High}) \\ & \text{Output RESET } V_{OH} @ I_{sim_rst} = -20 \ \mu\text{A} \\ & \text{Output RESET } V_{OL} @ I_{sim_rst} = +200 \ \mu\text{A} \\ & \text{Output RESET Rise Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{SIM}_V_{CC} = +1.8 \ \text{V} \text{ (MOD}_V_{CC} = \text{Low)} \\ & \text{Output RESET } V_{OH} @ I_{sim_rst} = -20 \ \mu\text{A} \\ & \text{Output RESET } V_{OL} @ I_{sim_rst} = +200 \ \mu\text{A} \\ & \text{Output RESET } \text{Rise Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Rise Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Rise Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Output RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Coutput RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Coutput RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Coutput RESET } \text{Fall Time} @ \text{Coutput RESET } \\ \hline & \text{Coutput RESET } \text{Fall Time} @ \text{Cout} = 30 \ \text{pF} \\ \hline & \text{Coutput RESET } \\ $ | $0.9 * SIM_V_{CC}$ 0 0.9 * SIM_V_{CC} 0 | | SIM_V _{CC} 0.4 1 1 SIM_V _{CC} 0.4 1 1 | V μs μs μs |
| 11 | SIM_CLK | $\begin{array}{l} \text{SIM}_V_{CC}=+3.0 \text{ V} (\text{MOD}_V_{CC}=\text{High})\\ \text{Output Duty Cycle}\\ \text{Max Output Frequency}\\ \text{Output V}_{OH} @ \text{I}_{sim_clk}=-20 \ \mu\text{A}\\ \text{Output V}_{OL} @ \text{I}_{sim_clk}=+200 \ \mu\text{A}\\ \text{Output SIM}_CLK \ \text{Rise Time} @ \ \text{Cout}=30 \ \text{pF}\\ \text{Output SIM}_CLK \ \text{Fall Time} @ \ \text{Cout}=30 \ \text{pF} \end{array}$ | 40 5 0.9 * SIM_V _{CC} 0 | | 60 SIM_V _{CC} 0.4 18 18 | % MHz V V ns ns |
| | | $\begin{array}{l} \text{SIM}_V_{CC}=+1.8 \ \text{V} \ (\text{MOD}_V_{CC}=\text{Low}) \\ \text{Output Duty Cycle} \\ \text{Max Output Frequency} \\ \text{Output V}_{OH} @ \ I_{sim_clk}=-20 \ \mu\text{A} \\ \text{Output V}_{OL} @ \ I_{sim_clk}=+200 \ \mu\text{A} \\ \text{Output SIM}_CLK \ \text{Rise Time} \ @ \ \text{Cout}=30 \ \text{pF} \\ \text{Output SIM}_CLK \ \text{Fall Time} \ @ \ \text{Cout}=30 \ \text{pF} \end{array}$ | 40 5 0.9 * SIM_V _{CC} 0 | | 60 SIM_V _{CC} 0.4 18 18 | % MHz V V ns ns |
| 8 | SIM_I/O | $ \begin{array}{l} \text{SIM}_V_{CC} = +3.0 \text{ V} (\text{MOD}_V_{CC} = \text{High}) \\ \text{Output V}_{OH} @ \ I_{\text{SIM}_IO} = -20 \ \mu\text{A}, \ V_{I/O} = V_{DD} \\ \text{Output V}_{OL} @ \ I_{\text{SIM}_IO} = +1 \ \text{mA}, \ V_{I/O} = 0 \ \text{V} \\ \text{SIM}_I/O \ \text{Rise Time } @ \ C_{out} = 30 \ \text{pF} \\ \text{SIM}_I/O \ \text{Fall Time } @ \ C_{out} = 30 \ \text{pF} \end{array} $ | 0.8 * SIM_V _{CC} 0 | | SIM_V _{CC} 0.4 1 1 | V V μs μs |
| | | $ \begin{array}{l} \text{SIM}_V_{CC} = +1.8 \text{ V} (\text{MOD}_V_{CC} = \text{High}) \\ \text{Output V}_{OH} @ \text{I}_{\text{SIM}_IO} = -20 \ \mu\text{A}, \ \text{V}_{I/O} = \text{V}_{DD} \\ \text{Output V}_{OL} @ \text{I}_{\text{SIM}_IO} = +1.0 \ \text{mA}, \ \text{V}_{I/O} = 0 \ \text{V} \\ \text{SIM}_I/O \ \text{Rise Time} @ \ \text{C}_{out} = 30 \ \text{pF} \\ \text{SIM}_I/O \ \text{Fall Time} @ \ \text{C}_{out} = 30 \ \text{pF} \end{array} $ | 0.8 * SIM_V _{CC} 0 | | SIM_V _{CC} 0.3 1 1 | V V μs μs |
| 8 | R _{pu_SIM_I/O} | Card I/O Pullup Resistor | 10 | 14 | 18 | kΩ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. All the dynamic specifications (AC specifications) are guaranteed by design over the operating temperature range.

TYPICAL CHARACTERISTICS






Figure 4. Short Circuit Current IV_{CC}_SC vs Temperature at SIM_V_{CC} = 1.8 V (MOD_V_{CC} = LOW)

V_{BAT} = 3.3 V

V_{BAT} = 5.5 V

30

25

20

15

10

-50

-30

-10


10

TEMPERATURE (°C)

30

50

IVCC_SC_3.0 V (µA)






Figure 7. IV_{BAT} vs Temperature at 1.8 V

カード電源コンバータ

NCN4555インタフェースDC-DCコンバータは、 1.8 Vまたは3.0 Vで50 mAを超える電流を供給できる 低ドロップアウト電圧レギュレータです。このデバ イスは、標準25µA未満の超低静止電流を特長として います (Figure 6および7)。 MOD V_{CC} は、1.8 V (MOD_V_{CC}=ロー)または3.0 V(MOD_V_{CC}=ハイ)の安 定化電圧を選択するロジック・レベル信号を受け入 れる選択入力です。また、NCN4555にはレギュレー タ出力のターン・オフまたはターン・オンを可能に するシャットダウン入力があります。シャットダウ ン・モードでの消費電力は一般に数10 nA程度です (30 nA標準)。Figure 8に、NCN4555電圧レギュレー タの簡略図を示します。SIM V_{CC}出力は内部で電流 制限され、短絡から保護されています。短絡電流 IV_{CC}は、温度によって変化せずSIM_V_{CC}です。この 電流はVBATによって通常60~90 mAの範囲で変化し ます (Figure 4および5)。

安定した満足のいくLDO動作を保証するために、 SIM_V_{CC}出力は1.0 μFのバイパス・セラミック・コ ンデンサを介してグランドに接続されます。この入 力で、V_{BAT}は0.1 μFのセラミック・コンデンサでグ ランドにバイパスされます。

レベル・シフタ

レベル・シフタは、マイクロコントローラとスマ ート・カード間に存在する可能性のある電圧差に対 応します。RESETおよびCLOCKレベル・シフタは単 方向で、両方とも同じ構成を備えています。

双方向I/Oラインは、MCUとSIMカード間の電圧差 を両方向で自動的に適合させる方法を提供します。 プルアップ抵抗に加えて、アクティブなプルアップ 回路(Figure 8、Q1およびQ2)が浮遊容量の高速充 電を提供し、立ち上がり時間が完全にISO7816仕様 の範囲内になります。




Figure 8. Simplified Block Diagram of the LDO Voltage Regulator




Figure 9. Basic I/O Line Interface

Figure 10に示す標準的な波形は、アクセラレータ の動作を示しています。最初の200 ns (標準)の間 、立ち上がり時間の傾きは浮遊容量に関連するプル アップ抵抗にのみ関係します。この期間中、PMOS デバイスは入力電圧がVgsスレッショルド未満なので アクティブになりません。Figure 10に示すとおり、 入力の傾きがVgshと交差すると、反対側のワンショ ットがアクティブになり、低インピーダンスを提供 してコンデンサを充電して、立ち上がり時間を長く します。ラインの反対側にも同じメカニズムが適用 され、システムの最適化が図られます。

入力シュミット・トリガ

すべてのロジック入力ピン(I/OおよびSIM_I/Oを除 く、Figure 3参照)に、シュミット・トリガ回路が内 蔵され、NCN4555動作が無制御状態になるのを防止 します。関連ピンの標準ダイナミック特性を Figure 11に記載します。

出力信号は、入力電圧が0.7 x V_{DD}を超えると確実 にハイに、また出力が0.4 V未満になると確実にロー になることが保証されます。

シャットダウン動作

アプリケーションに必要な電力の節減やその他の 目的のために、ピンSTOPをローに設定して、 NCN4555をシャットダウン・モードにすることがで きます。他方、 V_{DD} が1.1 V(標準)より低くなると、 デバイスは自動的にシャットダウン・モードに入り ます。




Figure 10. SIM_IO Typical Rise and Fall Times with Stray Capacitance > 30 pF (33 pF Capacitor Connected on the Board)

ESD保護回路

NCN4555 SIMインタフェースは、すべてのSIMピン(SIM_IO、SIM_CLK、SIM_RST、SIM_V_{CC}、 GND)に対して7kVを超えるHBM ESD電圧保護を備 えています。それ以外のすべてのピン(マイクロコン トローラ側)は最小2 kVを維持します。これらの値は 、回路が適切に動作するために追加された外付けコ ンデンサを考慮に入れないで、完全な状態のデバイ スに対して保証されています。結果的に動作条件で は、SIMピンで7 kVよりずっと大きな値を維持でき るため、ISO7816規格(4 kV)に必要なHBM ESD電圧 をはるかに超える静電気放電から完全に保護されま す。

プリント基板レイアウト

モバイルまたはポータブル環境で良好かつ効率的 なデバイス動作を達成し、性能を十分に活用するた めに、慎重なレイアウト・ルーチングが適用されま す。

バイパス・コンデンサをデバイス・ピンのできる だけ近くに接続して(SIM_V_{CC}、V_{DD}、またはV_{BAT}) 、寄生的動作(リップルやノイズ)をできるだけ減 らす必要があります。セラミック・コンデンサの使 用を推奨します。

QFN-16パッケージの露出パッドをグランドと未接 続ピン(NC)に接続します。比較的大きなグランド・ プレーンを推奨します。

Figures 12および13に、評価環境におけるPCBデバ イスの実装例を示します。




Figure 11. Typical Schmitt Trigger Characteristics






Figure 12. NCN4555 engineering test board schematic diagram




Top Layer



Bottom Layer

Figure 13. NCN4555 Printed Circuit Board Layout (Engineering board)





DATE 13 SEP 2004

NOTES

- NOTES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED DADA ON TEL AND TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS. L_{max} CONDITION CAN NOT VIOLATE 0.2 MM SPACING BETWEEN LEAD TIP AND FLAG. 5.

| | MILLIMETERS | | | |
|-----|----------------------|------|--|--|
| DIM | MIN MAX 0.70 0.80 | | | |
| Α | | | | |
| A1 | 0.00 | 0.05 | | |
| A3 | 0.20 | REF | | |
| b | 0.18 | 0.30 | | |
| D | 3.00 | BSC | | |
| D2 | 1.65 1.85 | | | |
| Е | 3.00 | BSC | | |
| E2 | 1.65 | 1.85 | | |
| е | 0.50 | BSC | | |
| К | 0.20 | | | |
| L | 0.30 | 0.50 | | |

GENERIC **MARKING DIAGRAM***



XXXX = Specific Device Code

= Assembly Location А

- = Wafer Lot L
- Y = Year
- W = Work Week

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G", may or not be present.

| DOCUMENT NUMBER: | 98AON19612D | ON19612D Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | | |
|--|-------------|---|-------------|--|--|--|--|
| DESCRIPTION: QFN16, 3*3*0.75 MM, 0.5 PITCH PAGE 1 | | | PAGE 1 OF 1 | | | | |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others. | | | | | | | |

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>