# 4 A Synchronous Buck Power MOSFET Driver

The NCP5351 is a dual MOSFET gate driver optimized to drive the gates of both high-side and low-side Power MOSFETs in a Synchronous Buck converter. The NCP5351 is an excellent companion to multiphase controllers that do not have integrated gate drivers, such as ON Semiconductor's CS5323, CS5305 or CS5307. This architecture provides a power supply designer the flexibility to locate the gate drivers close to the MOSFETs.

The 4.0 A drive capability makes the NCP5351 ideal for minimizing switching losses in MOSFETs with large input capacitance. Optimized internal, adaptive nonoverlap circuitry further reduces switching losses by preventing simultaneous conduction of both MOSFETs.

The floating top driver design can accommodate MOSFET drain voltages as high as 25 V. Both gate outputs can be driven low, and supply current reduced to less than 25  $\mu$ A, by applying a low logic level to the Enable (EN) pin. An undervoltage lockout function ensures that both driver outputs are low when the supply voltage is low, and a thermal shutdown function provides the IC with overtemperature protection.

The NCP5351 is pin-to-pin compatible with the SC1205 and is available in a standard SO-8 package and thermally enhanced DFN10.


#### Features

- 4.0 A Peak Drive Current
- Rise and Fall Times < 15 ns Typical into 6000 pF
- Propagation Delay from Inputs to Outputs < 20 ns
- Adaptive Nonoverlap Time Optimized for Large Power MOSFETs
- Floating Top Driver Accommodates Applications Up to 25 V
- Undervoltage Lockout to Prevent Switching when the Input Voltage is Low
- Thermal Shutdown Protection Against Overtemperature
- < 1.0 mA Quiescent Current Enabled
- 25 µA Quiescent Current Disabled
- Internal TG to DRN Pulldown Resistor Prevents HV Supply-Induced Turn On of High-Side MOSFET
- Pb–Free Package is Available




# **ON Semiconductor®**

http://onsemi.com



(Note: Microdot may be in either location)



# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.




Figure 1. Block Diagram

Table 1. Input-Output Truth Table

EN	со	DRN	TG	BG
L	Х	Х	L	L
Н	L	< 3.0 V	L	Н
Н	Н	< 3.0 V	Н	L
Н	L	> 5.0 V	L	L
Н	Н	> 5.0 V	Н	L




Figure 2. Timing Diagram

#### PACKAGE PIN DESCRIPTION

Pin N	umber		
SO-8	DFN-10	Pin Symbol	Description
1	1	DRN	The switching node common to the high and low-side FETs. The high-side (TG) driver and supply (BST) are referenced to this pin.
2	2	TG	Driver output to the high-side MOSFET gate.
3	4	BST	Bootstrap supply voltage input. In conjunction with a Schottky diode to V <sub>S</sub> , a 0.1 $\mu$ F to 1.0 $\mu$ F ceramic capacitor connected between BST and DRN develops supply voltage for the high-side driver (TG).
4	5	CO	Logic level control input produces complementary output states – no inversion at TG; inversion at BG.
-	3, 8	N/C	Not Connected.
5	6	EN	Logic level enable input forces TG and BG low, and supply current to 10 $\mu\text{A}$ when EN is low.
6	7	V <sub>S</sub>	Power supply input. A 0.1 $\mu F$ to 1.0 $\mu F$ ceramic capacitor should be connected from this pin to PGND.
7	9	BG	Driver output to the low-side (synchronous rectifier) MOSFET gate.
8	-	PGND	Ground.
_	10	GND	Ground.

#### **MAXIMUM RATINGS - SO-8**

Rating	Value	Unit
Operating Junction Temperature, T <sub>J</sub>	Internally Limited	°C
Package Thermal Resistance: SO-8 Junction-to-Case, R <sub>θJC</sub> Junction-to-Ambient, R <sub>θJA</sub>	45 165	°C/W °C/W
Storage Temperature Range, T <sub>S</sub>	-65 to 150	°C
Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1 Pb-Fre		°C
MSL Rating	1	-

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: This device is ESD sensitive. Use standard ESD precautions when handling.

1. 60 seconds maximum above 183°C.

#### MAXIMUM RATINGS - DFN-10

Rating		Symbol	Value	Unit
Thermal Resistance, Junction-to-Air		R <sub>JA</sub>	68.5	°C/W
Operating Ambient Temperature Range		T <sub>A</sub>	-30 to 85	°C
ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 2)	V <sub>ESD</sub>	> 2500 > 150	V
Moisture Sensitivity		MSL	Level 1	
Storage Temperature Range		T <sub>stg</sub>	-55 to 150	°C
Junction Operating Temperature		TJ	-30 to 125	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

2. This device series contains ESD protection and exceeds the following tests:

Human Body Model, 100 pF discharge through a 1.5 kΩ following specification JESD22/A114. Machine Model, 200 pF discharged through all pins following specification JESD22/A115. Latchup as per JESD78 Class II: > 100 mA.

#### **MAXIMUM RATINGS**

Pin Symbol	Pin Name	V <sub>MAX</sub>	V <sub>MIN</sub>	ISOURCE	I <sub>SINK</sub>
V <sub>S</sub>	Main Supply Voltage Input	6.3 V	–0.3 V	NA	4.0 A Peak (< 100 μs) 250 mA DC
BST	Bootstrap Supply Voltage Input	25 V wrt/PGND 6.3 V wrt/DRN	–0.3 V wrt/DRN	NA	4.0 A Peak (< 100 μs) 250 mA DC
DRN	Switching Node (Bootstrap Supply Return)	25 V	–1.0 V DC –5.0 V for 100 ns –6.0 V for 20 ns	4.0 A Peak (< 100 μs) 250 mA DC	NA
TG	High–Side Driver Output (Top Gate)	25 V wrt/PGND 6.3 V wrt/DRN	–0.3 V wrt/DRN	4.0 A Peak (< 100 μs) 250 mA DC	4.0 A Peak (< 100 μs) 250 mA DC
BG	Low–Side Driver Output (Bottom Gate)	6.3 V	–0.3 V	4.0 A Peak (< 100 μs) 250 mA DC	4.0 A Peak (< 100 μs) 250 mA DC
СО	TG & BG Control Input	6.3 V	–0.3 V	1.0 mA	1.0 mA
EN	Enable Input	6.3 V	–0.3 V	1.0 mA	1.0 mA
PGND	Ground	0 V	0 V	4.0 A Peak (< 100 μs) 250 mA DC	NA

NOTE: All voltages are with respect to PGND except where noted.

Parameter	Test Conditions	Min	Тур	Max	Unit
DC OPERATING SPECIFICATIONS POWER SUPPLY	3	-	-	_	
V <sub>S</sub> Quiescent Current, Operating	$V_{CO} = 0 \text{ V}, 4.5 \text{ V}; \text{ No output switching}$	-	1.0	_	mA
V <sub>BST</sub> Quiescent Current, Operat- ing	V <sub>CO</sub> = 0 V, 4.5 V; No output switching	-	50	-	μA
Quiescent Current, Non–Operat- ing	$V_{EN} = 0 \text{ V}; \text{ V}_{CO} = 0 \text{ V}, 4.5 \text{ V}$	-	-	25	μA
Undervoltage Lockout					
Start Threshold	Start Threshold CO = 0 V		4.25	4.48	V
Hysteresis	CO = 0 V	_	275	-	mV
CO INPUT CHARACTERISTICS					
High Threshold	High Threshold –				V
Low Threshold	-	-	-	0.8	V
Input Bias Current	-	0	1.0	μA	
EN INPUT CHARACTERISTICS					
High Threshold	Both outputs respond to CO	2.0	-	-	V
Low Threshold	Both outputs are low, independent of CO	-	-	0.8	V
Input Bias Current	0 < V <sub>EN</sub> < V <sub>S</sub>	-	0	10	μA
THERMAL SHUTDOWN					
Overtemperature Trip Point	-	-	170	-	°C
Hysteresis	-	-	30	-	°C
HIGH-SIDE DRIVER					
Peak Output Current	-	-	4.0	-	А
Output Resistance (Sourcing)	Duty Cycle < 2.0%, Pulse Width < 100 $\mu s,$ $T_J$ = 125°C, $V_{BST}$ – $V_{DRN}$ = 4.5 V, $V_{TG}$ = 4.0 V + $V_{DRN}$		0.5	-	Ω
Output Resistance (Sinking)	king) Duty Cycle < 2.0%, Pulse Width < 100 $\mu$ s, T <sub>J</sub> = 125°C, V <sub>BST</sub> - V <sub>DRN</sub> = 4.5 V, V <sub>TG</sub> = 0.5 V + V <sub>DRN</sub>		0.42	_	Ω
LOW-SIDE DRIVER					
Peak Output Current	-	_	4.0	-	А
Output Resistance (Sourcing)	Duty Cycle < 2.0%, Pulse Width < 100 $\mu s,T_J$ = 125°C, $V_S$ = 4.5 V, $V_{BG}$ = 4.0 V	-	0.6	-	Ω
		+	1		

Duty Cycle < 2.0%, Pulse Width < 100  $\mu s,$   $T_J$  = 125°C,  $V_S$  = 4.5 V,  $V_{BG}$  = 0.5 V

0.42

-

Ω

-

Output Resistance (Sinking)

# **ELECTRICAL CHARACTERISTICS (continued)** (0°C < T<sub>J</sub> < 125°C; V<sub>S</sub> = 5.0 V; 4.0 V < V<sub>BST</sub> < 25 V; V<sub>EN</sub> = V<sub>S</sub>, C<sub>LOAD</sub> = 5.7 nF; unless otherwise noted.)

Parameter	Test Conditions	Min	Тур	Max	Unit
AC OPERATING SPECIFICATIONS HIGH-SIDE DRIVER	3				
Rise Time	$V_{BST} - V_{DRN} = 5.0 \text{ V}, \text{ T}_{J} = 125^{\circ}\text{C}$	-	8.0	16	ns
Fall Time	$V_{BST} - V_{DRN} = 5.0 \text{ V}, \text{ T}_{J} = 125^{\circ}\text{C}$	-	14	21	ns
Propagation Delay Time, TG Going High (Nonoverlap Time)	$V_{BST} - V_{DRN} = 5.0 \text{ V}, \text{ T}_{J} = 125^{\circ}\text{C}$	30	45	60	ns
Propagation Delay Time, TG Going Low	$V_{BST} - V_{DRN} = 5.0 \text{ V}, \text{ T}_{J} = 125^{\circ}\text{C}$	-	18	37	ns
LOW-SIDE DRIVER					
Rise Time	T <sub>J</sub> = 125°C	-	10	15	ns
Fall Time	$T_J = 125^{\circ}C$	-	12	20	ns
Propagation Delay Time, BG Going High (Non–Overlap Time)	T <sub>J</sub> = 125°C	25	55	80	ns
Propagation Delay Time, BG Going Low	$T_J = 125^{\circ}C$	-	10	18	ns

#### UNDERVOLTAGE LOCKOUT

V <sub>S</sub> Rising	EN = V <sub>S</sub> , CO = 0 V, dV <sub>S</sub> /dt > 1.0 V/µs, from 4.0 V to 4.5 V, time to BG > 1.0 V, T <sub>J</sub> = 125°C	_	30	_	μs
V <sub>S</sub> Falling	EN = V_S, CO = 0 V, dV_S/dt < –1.0 V/µs, from 4.5 V to 4.0 V, time to BG < 1.0 V, T_J = 125°C	-	500	_	μs




Figure 3. Application Diagram

#### **APPLICATIONS INFORMATION**

#### **Theory Of Operation**

#### Enable Pin

The Enable Pin (EN) is controlled by a logic level input. With a logic level high on the EN pin, the output states of the drivers are controlled by applying a logic level voltage to the CO pin. With a logic level low both gates are forced low. By bringing both gates low when disabling, the output voltage is prevented from ringing below ground, which could potentially cause damage to the microprocessor or the device being powered.

#### Undervoltage Lockout

The TG and BG are held low until V<sub>S</sub> reaches 4.25 V during startup. The CO pin takes control of the gates' states when the V<sub>S</sub> threshold is exceeded. If V<sub>S</sub> decreases 300 mV below threshold, the output gate will be forced low and remain low until V<sub>S</sub> rises above startup threshold.

#### Adaptive Nonoverlap

The Adaptive Nonoverlap prevents a condition where the top and bottom MOSFETs conduct at the same time and short the input supply. When the top MOSFET is turning off, the drain (switch node) is sampled and the BG is disabled for a fixed delay time (tpdh<sub>BG</sub>) after the drain drops below 4 V, thus eliminating the possibility of shoot-through. When the bottom MOSFET is turning off, TG is disabled for a fixed delay (tpdh<sub>TG</sub>) after BG drops below 2.0 V. (See Figure 2 for complete timing information).

#### Layout Guidelines

When designing any switching regulator, the layout is very important for proper operation. The designer should follow some simple layout guidelines when incorporating gate drivers in their designs. Gate drives experience high di/dt during switching and the inductance of gate drive traces should be minimized. Gate drive traces should be kept as short and wide as practical and should have a return path directly below the gate trace. The use of a ground plane is a desirable way to return ground signals. Also, component location will make a difference. The boost and the V<sub>S</sub> capacitor are the most critical and should be placed as close as possible to the driver IC pins, as shown in Figure 4(a), C21 and C17.

5 V

12 V






Figure 4. Proper Layout (a), Component Selection (b)

#### **TYPICAL PERFORMANCE CHARACTERISTICS**










Figure 7. Bottom Gate Sinking Current from 0.108  $\Omega$ 







Figure 8. Bottom Gate Sinking

#### **TYPICAL PERFORMANCE CHARACTERISTICS**












Figure 11. Top Gate Sourcing Current into 0.108  $\Omega$ 






Figure 12. Top Gate Sourcing

#### **TYPICAL PERFORMANCE CHARACTERISTICS**








Conditions:  $V_S = 5.0 \text{ V}$ ; BST – DRN = 5.0 V;  $C_{LOAD} = 5.7 \text{ nF}$ ; Room Temperature.






Conditions: V<sub>S</sub> = 5.0 V; BST – DRN = 5.0 V; C<sub>LOAD</sub> = 5.7 nF; Room Temperature.








Conditions: V<sub>S</sub> = 5.0 V; BST – DRN = 5.0 V; C<sub>LOAD</sub> = 5.7 nF; Room Temperature.

# Figure 16. Bottom Gate Fall Time



Conditions: V\_S = 5.0 V; BST – DRN = 5.0 V; C\_{LOAD} = 5.7 nF; Room Temperature.

#### Figure 17. Bottom Gate Rise Time





Figure 18. Bottom Gate and Top Gate Rise/Fall Time Test

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCP5351D	SOIC-8	98 Units / Rail
NCP5351DG	SOIC–8 (Pb–Free)	98 Units / Rail
NCP5351DR2	SOIC-8	2500 / Tape & Reel
NCP5351DR2G	SOIC–8 (Pb–Free)	2500 / Tape & Reel
NCP5351MNR2	DFN10	2500 / Tape & Reel
NCP5351MNR2G	DFN10 (Pb–Free)	2500 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



DOCUMENT NUMBER:	98AON03161D	Electronic versions are uncontrolled except when accessed directly from the Document Repose Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: DFN10, 3X3 MM, 0.5 MM PITCH		PAGE 1 OF 1			
the right to make changes without furth	onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation					

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2019

DUSEM

# onsemí



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
the right to make changes without furth purpose, nor does <b>onsemi</b> assume ar	er notice to any products herein. <b>onsemi</b> make ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other courses no warranty, representation or guarantee regarding the suitability of its proof any product or circuit, and specifically disclaims any and all liability, incle under its patent rights nor the rights of others.	oducts for any particular	

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. 3. COLLECTOR 4. EMITTER 5. EMITTER BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT IOUT 6. IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: GROUND PIN 1. BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3 P-SOURCE P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE ANODE 2. SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC 4. I/O LINE 3 COMMON ANODE/GND 5. 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4 SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5.

6.

7.

8 GATE 1

SOURCE 1/DRAIN 2

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. DRAIN, #2 4. GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. З. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 MIRROR 1 8. STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. 8. LINE 1 OUT STYLE 27: PIN 1. ILIMIT OVI O 2 UVLO З. 4. INPUT+ 5. 6. SOURCE SOURCE SOURCE 7. 8 DRAIN

#### DATE 16 FEB 2011

STYLE 4: PIN 1. 2. ANODE ANODE ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 З. BASE #2 COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. GATE 4. 5. DRAIN 6 DRAIN DRAIN 7. 8. DRAIN STYLE 16 EMITTER, DIE #1 PIN 1. 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE EMITTER 2. 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB	SOIC-8 NB PAGE 2 O			

onsem and of isor in are trademarks or semiconductor compension instructions, the do onsem or its subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced states and/or outrofts, or non-emitting the subsidiaries in the oniced stat purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

7.

8

COLLECTOR, #1

COLLECTOR, #1

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>