onsemi

Self-Protected Low Side Driver with Temperature and Current Limit

NCV8405A, NCV8405B

NCV8405A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device is suitable for harsh automotive environments.

Features


- Short-Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications


- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial

V _{(BR)DSS} (Clamped)	R _{DS(ON)} TYP	I _D MAX
42 V	90 mΩ @ 10 V	6.0 A*

*Max current limit value is dependent on input condition.







ORDERING INFORMATION

See detailed ordering and shipping information on page 11 of this data sheet.

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Rati	ng	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped		V _{DSS}	42	V
Drain-to-Gate Voltage Internally Clamped	(R _G = 1.0 MΩ)	V _{DGR}	42	V
Gate-to-Source Voltage		V _{GS}	±14	V
Continuous Drain Current		۱ _D	Internally L	imited
Power Dissipation – SOT-223 Version Power Dissipation – DPAK Version		P _D	1.0 1.7 11.4 2.0 2.5 40	W
Thermal Resistance – SOT–223 Version Thermal Resistance – DPAK Version	Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2) Junction-to-Soldering Point Steady State Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2) Junction-to-Soldering Point Steady State	R _{θJA} R _{θJA} R _{θJS} R _{θJA} R _{θJA} R _{θJS}	130 72 11 60 50 3.0	°C/W
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 40 V, V_{G} = 5.0 V, I_{PK} = 2.8 A, L = 80 mH,	R _{G(ext)} = 25 Ω, TJ = 25°C)	E _{AS}	275	mJ
Load Dump Voltage $V_{LD} = V_A + V_S (V_{GS} = V_A + V_S)$	0 and 10 V, R_{I} = 2.0 Ω , R_{L} = 6.0 Ω , t_{d} = 400 ms)	V_{LD}	53	V
Operating Junction Temperature		TJ	-40 to 150	°C
Storage Temperature		T _{stg}	-55 to 150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Surface-mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).
2. Surface-mounted onto 2" sq. FR4 board (1" sq., 1 oz. Cu, 0.06" thick).




Figure 1. Voltage and Current Convention

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			-		-	-
Drain-to-Source Breakdown Voltage	V_{GS} = 0 V, I _D = 10 mA, T _J = 25°C	V _{(BR)DSS}	42	46	51	V
(Note 3)	V_{GS} = 0 V, I _D = 10 mA, T _J = 150°C (Note 5)		42	45	51	
Zero Gate Voltage Drain Current	V_{GS} = 0 V, V_{DS} = 32 V, T_{J} = 25°C	I _{DSS}		0.5	2.0	μA
	$V_{GS} = 0 \text{ V}, V_{DS} = 32 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 5)			2.0	10	
Gate Input Current	$V_{DS} = 0 V, V_{GS} = 5.0 V$	I _{GSSF}		50	100	μΑ
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	V_{GS} = V_{DS} , I_D = 150 μ A	V _{GS(th)}	1.0	1.6	2.0	V
Gate Threshold Temperature Coefficient		V _{GS(th)} /T _J		4.0		−mV/°C
Static Drain-to-Source On-Resistance	V_{GS} = 10 V, I _D = 1.4 A, T _J = 25°C	R _{DS(on)}		90	100	mΩ
	V _{GS} = 10 V, I _D = 1.4 A, T _J = 150°C (Note 5)			165	190	
	V_{GS} = 5.0 V, I _D = 1.4 A, T _J = 25°C			105	120	
	$V_{GS} = 5.0 \text{ V}, \text{ I}_{D} = 1.4 \text{ A}, \text{ T}_{J} = 150^{\circ}\text{C}$ (Note 5)			185	210	
	V_{GS} = 5.0 V, I _D = 0.5 A, T _J = 25°C			105	120	1
	V_{GS} = 5.0 V, I _D = 0.5 A, T _J = 150°C (Note 5)			185	210	
Source-Drain Forward On Voltage	V_{GS} = 0 V, I _S = 7.0 A	V _{SD}		1.05		V
SWITCHING CHARACTERISTICS (Note	5)		•	•		
Turn–ON Time (10% V _{IN} to 90% I _D)	V _{GS} = 10 V, V _{DD} = 12 V	t _{ON}		20		μs
			1	1	1	-1

	V _{GS} = 10 V, V _{DD} = 12 V	^L ON	20	μο	,
Turn–OFF Time (90% V_{IN} to 10% $I_{\text{D}})$	I_D = 2.5 A, R_L = 4.7 Ω	t _{OFF}	110		
Slew–Rate ON (70% V_{DS} to 50% $V_{DS})$	V _{GS} = 10 V, V _{DD} = 12 V,	$-dV_{DS}/dt_{ON}$	1.0	V/µ	ເຮ
Slew–Rate OFF (50% V_{DS} to 70% $V_{DS})$	R _L = 4.7 Ω	dV_{DS}/dt_{OFF}	0.4		

SELF PROTECTION CHARACTERISTICS (T_J = 25 $^\circ\text{C}$ unless otherwise noted) (Note 4)

Current Limit	V_{DS} = 10 V, V_{GS} = 5.0 V, T_{J} = 25°C (Note 6)	I _{LIM}	6.0	9.0	11	A
	$\label{eq:VDS} \begin{array}{l} V_{DS} = 10 \text{ V}, V_{GS} = 5.0 \text{ V}, \text{T}_{J} = 150^{\circ}\text{C} \\ (\text{Notes 5, 6}) \end{array}$		3.0	5.0	8.0	
	V_{DS} = 10 V, V_{GS} = 10 V, T_{J} = 25°C (Note 6)		7.0	10.5	13	
	V_{DS} = 10 V, V_{GS} = 10 V, T_{J} = 150°C (Notes 5, 6)		4.0	7.5	10	
Temperature Limit (Turn-off)	V _{GS} = 5.0 V (Notes 5, 6)	T _{LIM(off)}	150	180	200	°C
Thermal Hysteresis	V _{GS} = 5.0 V	$\Delta T_{LIM(on)}$		15		1
Temperature Limit (Turn-off)	V _{GS} = 10 V (Notes 5, 6)	T _{LIM(off)}	150	165	185]
Thermal Hysteresis	V _{GS} = 10 V	$\Delta T_{LIM(on)}$		15		

GATE INPUT CHARACTERISTICS (Note 5)

Device ON Gate Input Current	V _{GS} = 5 V I _D = 1.0 A	I _{GON}	50	μΑ
	V _{GS} = 10 V I _D = 1.0 A		400	
Current Limit Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V	I _{GCL}	0.05	mA
	V_{GS} = 10 V, V_{DS} = 10 V		0.4	

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
GATE INPUT CHARACTERISTICS (Note 5)						
Thermal Limit Fault Gate Input Current	V_{GS} = 5 V, V_{DS} = 10 V	I _{GTL}		0.22		mA
	V _{GS} = 10 V, V _{DS} = 10 V			1.0		
ESD ELECTRICAL CHARACTERISTICS	$(T_J = 25^{\circ}C \text{ unless otherwise noted})$ (N	ote 5)				
Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V
	Machine Model (MM)	1	400			

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

4. Fault conditions are viewed as beyond the normal operating range of the part.

Not subject to production testing.
 Refer to Application Note AND8202/D for dependence of protection features on gate voltage.

TYPICAL PERFORMANCE CURVES

100

10

-40°C

3 V_{GS} (V)

Figure 7. Transfer Characteristics


25°C

150°C

4

100°C

5



3 V

V_{GS} = 2.5 V

4

5

3

5 V

2

V_{DS} (V) Figure 6. Output Characteristics

1

6

4


2

0


1

2

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES




Figure 20. Transient Thermal Resistance




Figure 21. 0JA vs. Copper

TEST CIRCUITS AND WAVEFORMS




Figure 22. Resistive Load Switching Test Circuit




Figure 23. Resistive Load Switching Waveforms

TEST CIRCUITS AND WAVEFORMS




Figure 24. Inductive Load Switching Test Circuit




Figure 25. Inductive Load Switching Waveforms

ORDERING INFORMATION


Device	Package	Shipping [†]
NCV8405ASTT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8405ASTT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8405ADTRKG	DPAK (Pb-Free)	2500 / Tape & Reel
NCV8405BDTRKG	DPAK (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





SCALE 1:1



1

SIDE VIEW

DETAIL A

A1

SOT-223 (TO-261) CASE 318E-04 **ISSUE R**


FRONT VIEW

DATE 02 OCT 2018

NDTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSIONS D & E DO NOT INCLUDE MOLD з. FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.200MM PER SIDE.
- 4. DATUMS A AND B ARE DETERMINED AT DATUM H.
- AI IS DEFINED AS THE VERTICAL DISTANCE 5. FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- POSITIONAL TOLERANCE APPLIES TO 6. DIMENSIONS & AND &1.

	MI	MILLIMETERS			
DIM	MIN.	NDM.	MAX.		
A	1.50	1.63	1.75		
A1	0.02	0.06	0.10		
b	0.60	0.75	0.89		
b1	2.90	3.06	3.20		
с	0.24	0.29	0.35		
D	6.30	6.50	6.70		
E	3.30	3.50	3.70		
e		5.30 B2C	;		
L	0.20				
L1	1.50	1.75	2.00		
He	6.70	7.00	7.30		
θ	0*		10°		



DOCUMENT NUMBER:	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOT-223 (TO-261)		PAGE 1 OF 2		
ON Semiconductor and image trademarks of Semiconductor Components Industries 11 C dba ON Semiconductor or its subsidiaries in the United States and/or other countries					

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-223 (TO-261) CASE 318E-04 ISSUE R

DATE 02 OCT 2018

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2: PIN 1. ANODE 2. CATHODE 3. NC 4. CATHODE	STYLE 3: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN	STYLE 4: PIN 1. SOURCE 2. DRAIN 3. GATE 4. DRAIN	STYLE 5: PIN 1. DRAIN 2. GATE 3. SOURCE 4. GATE
STYLE 6: PIN 1. RETURN 2. INPUT 3. OUTPUT 4. INPUT	STYLE 7: PIN 1. ANODE 1 2. CATHODE 3. ANODE 2 4. CATHODE	STYLE 8: CANCELLED	Style 9: Pin 1. Input 2. Ground 3. Logic 4. Ground	STYLE 10: PIN 1. CATHODE 2. ANODE 3. GATE 4. ANODE
STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2	Style 12: Pin 1. Input 2. Output 3. NC 4. Output	STYLE 13: PIN 1. GATE 2. COLLECTOR 3. EMITTER 4. COLLECTOR		

GENERIC MARKING DIAGRAM*




- A = Assembly Location
- Y = Year
- W = Work Week
- XXXXX = Specific Device Code
- = Pb-Free Package
- (Note: Microdot may be in either location) *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42680B	98ASB42680B Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOT-223 (TO-261)		PAGE 2 OF 2		
ON Semiconductor and in a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the united states and/or other countries.					

the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ONSEM¹.



onsemi and OTISETTIL are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>