NST30010MXV6T1G, NSVT30010MXV6T1G

Dual Matched General Purpose Transistor

PNP Matched Pair

These transistors are housed in an ultra−small SOT563 package ideally suited for portable products. They are assembled to create a pair of devices highly matched in all parameters, eliminating the need for costly trimming. Applications are Current Mirrors; Differential, Sense and Balanced Amplifiers; Mixers; Detectors and Limiters.

Features

- Current Gain Matching to 10%
- Base−Emitter Voltage Matched to 2 mV
- Drop−In Replacement for Standard Device
- AEC−Q101 Qualified and PPAP Capable
- NSV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements
- These are Pb−Free Devices*

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector−Emitter Voltage	V_{CEO}	−30	V
Collector−Base Voltage	V_{CBO}	−30	V
Emitter−Base Voltage	V_{EBO}	−5.0	V
Collector Current − Continuous	I_C	−100	mAdc

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor®

http://onsemi.com

SOT−563
CASE 463A
PLASTIC



MARKING DIAGRAMS



UU = Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NST30010MXV6T1G	SOT−563 (Pb−Free)	4,000 / Tape & Reel
NSVT30010MXV6T1G	SOT−563 (Pb−Free)	4,000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2011

November, 2011 − Rev. 1
Publication Order Number:
NST30010MXV6/D

THERMAL CHARACTERISTICS

Characteristic	Parameter	Symbol	One Device Heated	Both Devices Heated	Unit
Total Device Dissipation, T_A = 25°C (Note 1) Derate above 25°C (Note 1) T_A = 25°C (Note 2) Derate above 25°C (Note 2)	Two Devices Heated Total Package	P_D	 357 2.9 429 3.4	 500 (250 ea) 4.0 661 (331 ea) 5.3	 mW mW/°C mW mW/°C
Thermal Resistance Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	One Heated Device	$R_{\theta JA}$	 350 291	 250 189	°C/W
Thermal Resistance Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	Unheated Device Heated by Heated Device	Ψ_{JA}	 149 88	 – –	°C/W
Thermal Resistance Junction-to-Lead (Note 1) Junction-to-Lead (Note 2)	Lead Attached to Heated Device	Ψ_{JL}	 128 152	 76 85	°C/W
Thermal Resistance Junction-to-Lead (Note 1) Junction-to-Lead (Note 2)	Heated Device Heating Lead Attached to Unheated Device	Ψ_{JL}	 224 222	 – –	°C/W
Junction and Storage Temperature Range		T_J, T_{stg}	–55 to +150		°C

1. PCB with 51 square millimeter of 2 oz (0.070mm thick) copper heat spreading connected to package leads. Mounted on a FR4 PCB 76x76x1.5mm Single layer traces. Natural convection test according to JEDEC 51.
2. PCB with 250 square millimeter of 2 oz (0.070mm thick) copper heat spreading connected to package leads. Mounted on a FR4 PCB 76x76x1.5mm Single layer traces. Natural convection test according to JEDEC 51.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Breakdown Voltage, (I_C = –10 mA)	$V_{(BR)CEO}$	–30	–	–	V
Collector–Emitter Breakdown Voltage, (I_C = –10 μA, V_{EB} = 0)	$V_{(BR)CES}$	–30	–	–	V
Collector–Base Breakdown Voltage, (I_C = –10 μA)	$V_{(BR)CBO}$	–30	–	–	V
Emitter–Base Breakdown Voltage, (I_E = –1.0 μA)	$V_{(BR)EBO}$	–5.0	–	–	V
Collector Cutoff Current (V_{CB} = –30 V) (V_{CB} = –30 V, T_A = 150°C)	I_{CBO}	– –	– –	–15 –4.0	nA μA
ON CHARACTERISTICS					
DC Current Gain (I_C = –10 μA, V_{CE} = –5.0 V) (I_C = –2.0 mA, V_{CE} = –5.0 V) (I_C = –2.0 mA, V_{CE} = –5.0 V) (Note 3)	h_{FE} $h_{FE(1)}/h_{FE(2)}$	 270 420 0.9	 – 520 1.0	 – 800 –	–
Collector–Emitter Saturation Voltage (I_C = –10 mA, I_B = –0.5 mA) (I_C = –100 mA, I_B = –5.0 mA)	$V_{CE(sat)}$	 – –	 – –	 –0.30 –0.60	V
Base–Emitter Saturation Voltage (I_C = –10 mA, I_B = –1.0 mA) (I_C = –100 mA, I_B = –10 mA)	$V_{BE(sat)}$	 – –	 –0.75 –0.90	 – –	V
Base–Emitter On Voltage (I_C = –2.0 mA, V_{CE} = –5.0 V) (I_C = –10 mA, V_{CE} = –5.0 V) (I_C = –2.0 mA, V_{CE} = –5.0 V) (Note 4)	$V_{BE(on)}$ $V_{BE(1)} - V_{BE(2)}$	 –0.60 – –	 – – 1.0	 –0.75 –0.82 2.0	V mV
SMALL–SIGNAL CHARACTERISTICS					
Current–Gain – Bandwidth Product, (I_C = –10 mA, V_{CE} = –5 Vdc, f = 100 MHz)	f_T	100	–	–	MHz
Output Capacitance, (V_{CB} = –10 V, f = 1.0 MHz)	C_{ob}	–	–	4.5	pF
Noise Figure, (I_C = –0.2 mA, V_{CE} = –5 Vdc, R_S = 2 kΩ, f = 1 kHz, BW = 200Hz)	NF	–	–	10	dB

3. $h_{FE(1)}/h_{FE(2)}$ is the ratio of one transistor compared to the other transistor within the same package. The smaller h_{FE} is used as numerator.
4. $V_{BE(1)} - V_{BE(2)}$ is the absolute difference of one transistor compared to the other transistor within the same package.

TYPICAL CHARACTERISTICS



Figure 1. Collector Emitter Saturation Voltage vs. Collector Current



Figure 2. Collector Emitter Saturation Voltage vs. Collector Current



Figure 3. DC Current Gain vs. Collector Current



Figure 4. Base Emitter Saturation Voltage vs. Collector Current



Figure 5. Base Emitter Turn−On Voltage vs. Collector Current



Figure 6. Saturation Region @ 25°C

TYPICAL CHARACTERISTICS



Figure 7. Input Capacitance



Figure 8. Output Capacitance



SOT−563−6 1.60x1.20x0.55, 0.50P
CASE 463A
ISSUE J

DATE 15 FEB 2024

NOTES:
1. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5−2018.
2. ALL DIMENSION ARE IN MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.



TOP VIEW



SIDE VIEW

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.50	0.55	0.60
b	0.17	0.22	0.27
c	0.08	0.13	0.18
D	1.50	1.60	1.70
E	1.10	1.20	1.30
e	0.50 BSC		
H	1.50	1.60	1.70
L	0.10	0.20	0.30



RECOMMENDED MOUNTING FOOTPRINT*

* FOR ADDITIONAL INFORMATION ON OUR Pb−FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

STYLE 1:
PIN 1. EMITTER 1
2. BASE 1
3. COLLECTOR 2
4. EMITTER 2
5. BASE 2
6. COLLECTOR 1

STYLE 2:
PIN 1. EMITTER 1
2. EMITTER 2
3. BASE 2
4. COLLECTOR 2
5. BASE 1
6. COLLECTOR 1

STYLE 3:
PIN 1. CATHODE 1
2. CATHODE 1
3. ANODE/ANODE 2
4. CATHODE 2
5. CATHODE 2
6. ANODE/ANODE 1

STYLE 4:
PIN 1. COLLECTOR
2. COLLECTOR
3. BASE
4. EMITTER
5. COLLECTOR
6. COLLECTOR

STYLE 5:
PIN 1. CATHODE
2. CATHODE
3. ANODE
4. ANODE
5. CATHODE
6. CATHODE

STYLE 6:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. CATHODE
5. CATHODE
6. CATHODE

STYLE 7:
PIN 1. CATHODE
2. ANODE
3. CATHODE
4. CATHODE
5. ANODE
6. CATHODE

STYLE 8:
PIN 1. DRAIN
2. DRAIN
3. GATE
4. SOURCE
5. DRAIN
6. DRAIN

STYLE 9:
PIN 1. SOURCE 1
2. GATE 1
3. DRAIN 2
4. SOURCE 2
5. GATE 2
6. DRAIN 1

STYLE 10:
PIN 1. CATHODE 1
2. N/C
3. CATHODE 2
4. ANODE 2
5. N/C
6. ANODE 1

STYLE 11:
PIN 1. EMITTER 2
2. BASE 2
3. COLLECTOR 1
4. EMITTER 1
5. BASE 1
6. COLLECTOR 2

GENERIC MARKING DIAGRAM*



XX = Specific Device Code
M = Month Code
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	SOT−563−6 1.60x1.20x0.55, 0.50P	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales