Power MOSFET

30 V, 54 A, Single N-Channel, DPAK/IPAK

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain		T _A = 25°C	ΙD	12.4	A
Current (R _{θJA}) (Note 1)		T _A = 85°C		9.6	VE.
Power Dissipation $(R_{\theta JA})$ (Note 1)		T _A = 25°C	P _D	2.62	W
Continuous Drain Current (R _{θJA}) (Note 2)	Steady	$T_A = 25^{\circ}C$ $T_A = 85^{\circ}C$	TO C	9	A
Power Dissipation (R _{θJA}) (Note 2)	State	T _A = 25°C	PD	1.4	W
Continuous Drain Current (R _{θJC}) (Note 1)	NCK	$T_C = 25^{\circ}C$ $T_C = 85^{\circ}C$	S	54 42	Α
Power Dissipation (R ₀ JC) (Note 1)		T _C = 25°C	P _D	50	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	120	Α
Current Limited by Packa	age	T _A = 25°C	I _{DmaxPkg}	45	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			I _S	41	Α
Drain to Source dV/dt			dV/dt	6.0	V/ns
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 24 V, V_{GS} = 10 V, L = 1.0 mH, $I_{L(pk)}$ = 14 A, R_G = 25 Ω)			E _{AS}	98	mJ
Lead Temperature for So (1/8" from case for 10 s)	ldering Pu	poses	T _L	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®


www.onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
30 V	10 mΩ @ 10 V	54 A
30 V	15.7 mΩ @ 4.5 V	54.7





MARKING DIAGRAM & PIN ASSIGNMENT



A = Assembly Location*

Y = Year
WW = Work Week
4810N = Device Code
G = Pb-Free Package

* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	3.0	°C/W
Junction-to-TAB (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)		57.2	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	107.3	

- Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•	•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J			27	CIGN	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$ $V_{DS} = 24 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$		10	1.0 10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	1	1	±100	nA
ON CHARACTERISTICS (Note 3)	1		24	_		
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.5	Ma M	2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	0.5	2501	5.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 \text{ to}$ $I_D = 30 \text{ A}$	D' "V	8.0	10	mΩ
		11.5 V I _D = 15 A	OBIN	7.8		
_		$V_{GS} = 4.5 \text{ V}$ $I_D = 30 \text{ A}$		12	15.7	
		I _D = 15 A		11		
Forward Transconductance	9FS	V _{DS} = 15 V, I _D = 10 A		9.0		S
CHARGES AND CAPACITANCES	7	MIE				
Input Capacitance	C _{iss} C	1//		1165	1350	pF
Output Capacitance	CCoss	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 12 \text{ V}$		284	330	
Reverse Transfer Capacitance	C _{rss}	- 50 1		154	200	
Total Gate Charge	Q _{G(TOT)}			9.2	11	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 15 V,		1.3		
Gate-to-Source Charge	Q_{GS}	I _D = 30 A		3.3		
Gate-to-Drain Charge	Q_{GD}			4.4		
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 11.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_D = 30 \text{ A}$		21		nC
SWITCHING CHARACTERISTICS (Note 4)						
Turn-On Delay Time	t _{d(on)}			11.5		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _{DS} = 15 V,		20.7		
Turn-Off Delay Time	t _{d(off)}	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$		13.8		
Fall Time	t _f			3.8		
Turn-On Delay Time	t _{d(on)}			7.2		ns
Rise Time	t _r	V _{GS} = 11.5 V, V _{DS} = 15 V,		20.7		
Turn-Off Delay Time	t _{d(off)}	$I_D = 15 \text{ A}, R_G = 3.0 \Omega$		21.8		
Fall Time	t _f			2.6		

- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

DRAIN COURCE BIODE CUARACTE	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTEI	RISTICS	•		•	•		
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V,$ $I_{S} = 30 A$	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$		0.92 0.79	1.2	V
Reverse Recovery Time	t _{RR}		1		18.2		ns
Charge Time	ta	V _{GS} = 0 V, dls,	/dt = 100 A/μs,		10.6		
Discharge Time	tb	$I_{S} = 30 \text{ A}$			7.6		
Reverse Recovery Time	Q_{RR}	1			8.8		nC
PACKAGE PARASITIC VALUES	•	•		•			
Source Inductance	L _S				2.49		nΗ
Drain Inductance, DPAK	L _D				0.0164		
Drain Inductance, IPAK	L _D	T _A =	25°C		1.88	1/2-	
Gate Inductance	L _G	_			3.46	C/Q/	
Gate Resistance	R _G	1			2.4		Ω
			JOE O	0/12/1			
Product parametric performance is indicated by the performance may not be indicated by	S NOT RE S RESENT	COMME	NOUR YOUR OR INF	ORM			

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL PERFORMANCE CURVES





Figure 13. Avalanche Characteristics



ORDERING INFORMATION

Order Number	Package	Shipping [†]
NTD4810NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4810NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD4810NT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




DPAK (SINGLE GUAGE) CASE 369AA **ISSUE B** SCALE 1:1 C

DATE 03 JUN 2010

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE

STYLE 5:

4. COLLECTOR

STYLE 2: PIN 1. GATE

STYLE 6:

2. DRAIN 3. SOURCE 4. DRAIN

STYLE 3: PIN 1. ANODE


2. CATHODE 3. ANODE CATHODE

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE

STYLE 7:


PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER COLLECTOR

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales