# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# MOSFET – Power, N-Channel

**60 V, 98 A, 5.7 m** $\Omega$ 

#### **Features**

- Low R<sub>DS(on)</sub>
- High Current Capability
- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

## MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	60	V
Gate-to-Source Voltage	e – Contir	nuous	V <sub>GS</sub>	±20	V
Gate-to-Source Voltage - Non-Repetitive (t <sub>p</sub> <			$V_{GS}$	±30	٧
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	98	Α
Current (R <sub>θJC</sub> ) (Note 1)	Steady State	T <sub>C</sub> = 100°C		69	
Power Dissipation ( $R_{\theta JC}$ )	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	115	W
Pulsed Drain Current	t <sub>p</sub> :	= 10 μs	I <sub>DM</sub>	335	Α
Operating Junction and	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C		
Source Current (Body D	I <sub>S</sub>	96	Α		
Single Pulse Drain-to-S Energy (L = 0.3 mH)	E <sub>AS</sub>	205	mJ		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	1.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	37	


- 1. Limited by package to 50 A continuous.
- 2. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces.



### ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
60 V	5.7 mΩ @ 10 V	98 A	










DPAK CASE 369C STYLE 2

IPAK CASE 369D STYLE 2

TO-220 CASE 221A STYLE 5

# MARKING DIAGRAMS & PIN ASSIGNMENT



A = Assembly Location\*

Y = Year
WW = Work Week
5862N = Device Code
G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25$ °C unless otherwise noted)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	· '				-	-	-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				47		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		1	1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 150°C		1	100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	s = ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)					•	-	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-9.7		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>E</sub>	<sub>)</sub> = 45 A		4.4	5.7	mΩ
Forward Transconductance	gFS	V <sub>DS</sub> = 15 V, I <sub>D</sub>	<sub>)</sub> = 10 A		18		S
CHARGES, CAPACITANCES AND GA	TE RESISTANCE	S			•	-	
Input Capacitance	C <sub>iss</sub>				5050	6000	pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,} $ $V_{DS} = 25 \text{ V}$			500	600	
Reverse Transfer Capacitance	C <sub>rss</sub>				300	420	
Total Gate Charge	Q <sub>G(TOT)</sub>				82		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 45 \text{ A}$			5.2		
Gate-to-Source Charge	$Q_{GS}$				24		
Gate-to-Drain Charge	$Q_{GD}$				27		
Gate Resistance	$R_{G}$				0.6		Ω
SWITCHING CHARACTERISTICS (Not	te 4)				•	-	
Turn-On Delay Time	t <sub>d(on)</sub>				18		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	n = 48 V,		70		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 45 \text{ A}, R_G$	= 2.5 Ω		35		
Fall Time	t <sub>f</sub>				60		
DRAIN-SOURCE DIODE CHARACTEI	RISTICS				•	-	
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V},$ $T_J = 25^{\circ}\text{C}$			0.9	1.2	V
		1 45 4	T <sub>J</sub> = 100°C		0.75		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dls/dt = 100 A/μs, I <sub>S</sub> = 45 A			38		ns
Charge Time	ta				20		
Discharge Time	tb				18		
Reverse Recovery Charge	Q <sub>RR</sub>				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

<sup>4.</sup> Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



vs. Voltage

Temperature

#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 11. Maximum Rated Forward Biased Safe Operating Area



T<sub>J</sub>, STARTING JUNCTION TEMPERATURE Figure 12. Maximum Avalanche Energy versus **Starting Junction Temperature** 

## **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response


#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NTD5862N-1G	IPAK (Straight Lead) (Pb-Free)	75 Units / Rail
NTD5862NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTP5862NG	TO-220 (Pb-Free)	50 Units / Rail

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **PACKAGE DIMENSIONS**

TO-220 CASE 221A-09 **ISSUE AH** 




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.570	0.620	14.48	15.75
В	0.380	0.415	9.66	10.53
c	0.160	0.190	4.07	4.83
D	0.025	0.038	0.64	0.96
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
Н	0.110	0.161	2.80	4.10
J	0.014	0.024	0.36	0.61
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
٧	0.045		1.15	
Z		0.080		2.04

STYLE 5: PIN 1. GATE

- 2. DRAIN
  3. SOURCE
  4. DRAIN

**IPAK** CASE 369D ISSUE C





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.


	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### PACKAGE DIMENSIONS

#### **DPAK (SINGLE GAUGE)**

CASE 369C ISSUE E



#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
   DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  5. DIMENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.


  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE

	INCHES		MILLIMETER	
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	REF 2.90 REF	
L2	0.020 BSC		0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE

  - DRAIN

# **SOLDERING FOOTPRINT\***



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative