# MOSFET – Dual, N-Channel, Small Signal, Gate ESD Protection, 2x2 WDFN

## 30 V, 245 mA

## **Features**

- Optimized Layout for Excellent High Speed Signal Integrity
- Low Gate Charge for Fast Switching
- Small 2 x 2 mm Footprint
- ESD Protected Gate
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V <sub>DSS</sub>	30	V
Gate-to-Source Voltage		V <sub>GS</sub>	±10	V
Continuous Drain Current (Note 1)	Steady State = 25°C	I <sub>D</sub>	245	mA
Power Dissipation (Note 1)	Steady State = 25°C	P <sub>D</sub>	755	mW
Pulsed Drain Current $t_P \le 10 \mu s$		I <sub>DM</sub>	1.2	Α
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>STG</sub>	–55 to 150	°C
Continuous Source Current (Body Diode)		I <sub>SD</sub>	245	mA
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	166	°C/W


1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).



## ON Semiconductor®

## www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> Typ @ V <sub>GS</sub>	I <sub>D</sub> MAX (Note 1)
00.1/	1.4 Ω @ 4.5 V	045 4
30 V	2.3 Ω @ 2.5 V	245 mA



## MARKING DIAGRAM



WDFN6 CASE 506AN




JG = Specific Device Code

M = Date Code ■ = Pb-Free Package

(Note: Microdot may be in either location)

## **PIN CONNECTIONS**



(Top View)

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NVLJD4007NZTAG	WDFN6 (Pb-Free)	3000/Tape & Reel
NVLJD4007NZTBG	WDFN6 (Pb-Free)	3000/Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	<u>.</u>					
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to 25°C, $I_D = 100 \mu A$		27		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 30 V			1.0	μА
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V, T = 85 °C			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 10 \text{ V}$			±25	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5 \text{ V}$			±1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V, } V_{GS} = \pm 5 \text{ V}$ T = 85 °C			±1.0	μΑ
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_D = 100 \mu A$	0.5	1.0	1.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	Reference to 25°C, I <sub>D</sub> = 100 μA		-2.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 125 \text{ mA}$		1.4	7.0	Ω
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 125 mA		2.3	7.5	
Forward Transconductance	9FS	$V_{DS} = 3 \text{ V, } I_{D} = 125 \text{ mA}$		80		mS
CAPACITANCES & GATE CHARGE						
Input Capacitance	C <sub>ISS</sub>			12.2	20	
Output Capacitance	C <sub>OSS</sub>	$V_{DS} = 5.0 \text{ V, f} = 1 \text{ MHz,} $ $V_{GS} = 0 \text{ V}$		10	15	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>	143 51		3.3	6.0	
Total Gate Charge	Qg			0.75		
Gate-to-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> = 24 V, I <sub>D</sub> = 100 mA,		0.20		nC
Gate-to-Drain Charge	Q <sub>gd</sub>	$V_{DS} = 24 \text{ V, } I_{D} = 100 \text{ mA},$ $V_{GS} = 4.5 \text{ V}$		0.20		1
Plateau Voltage	V <sub>GP</sub>	]		1.57		V
SWITCHING CHARACTERISTICS (Note 3)	-					
Turn-On Delay Time	t <sub>d(ON)</sub>			9		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 24 V,		41		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 125 \text{ mA}, R_G = 10 \Omega$		96		
Fall Time	t <sub>f</sub>			72		
DRAIN-SOURCE DIODE CHARACTERISTIC	S					
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V}, I_{S} = 125 \text{ mA}$		0.79	0.9	V

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

## **TYPICAL PERFORMANCE CURVES**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

## **TYPICAL PERFORMANCE CURVES**



 $\label{eq:RG} \textbf{R}_{\textbf{G}}, \, \textbf{GATE RESISTANCE} \; (\Omega)$  Figure 9. Resistive Switching Time Variation vs. Gate Resistance

 $\label{eq:VSD} V_{SD}, \text{SOURCE-TO-DRAIN VOLTAGE (V)} \\ \textbf{Figure 10. Diode Forward Voltage vs. Current}$ 




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL PERFORMANCE CURVES**




Figure 12. Thermal Impedance (Junction-to-Ambient)



PIN ONE REFERENCE

□ 0.10 C

0.10 C

// 0.10 C



TOP VIEW

- DETAIL B

## WDFN6 2x2, 0.65P CASE 506AN **ISSUE H**


DETAIL A


OPTIONAL CONSTRUCTIONS

**DATE 25 JAN 2022** 

## NOTES:

- DIMENSIONING AND TOLERANCING PER. ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- 4. COPLANARITY APPLIES TO THE EXPOSED





RECOMMENDED MOUNTING FOOTPRINT SOLDERMASK DEFINED

- 2.
- DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM THE TERMINAL TIP.
- PADS AS WELL AS THE TERMINALS.

0.08 C NOTE 4 A1	(A3)	SEATING PLANE		EXPOSED COPPER
	SIDE VIEW	PLATIN		MOLD COMPOUND
DETAIL A	6   4   6X k	0.10 <b>(M</b>   C   A   B	DETA OPTIONAL COM	

В

XX	= Specific Device Code
M	= Date Code

**GENERIC** 

**MARKING DIAGRAM\*** 

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON20861D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN6 2x2, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales