

# Low-Voltage 16-Bit Buffer/Line Driver with 3.6 V Tolerant Inputs and Outputs

# **74ALVC16244**

# **General Description**

The ALVC16244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74ALVC16244 is designed for low voltage (1.65 V to 3.6 V)  $V_{\rm CC}$  applications with I/O capability up to 3.6 V.

The 74ALVC16244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.65 V 3.6 V V<sub>CC</sub> Supply Operation
- 3.6 V Tolerant Inputs and Outputs
- t<sub>PD</sub>
  - $\bullet~3.0~\text{ns}$  max for 3.0 V to 3.6 V  $V_{CC}$
  - $\bullet$  3.5 ns max for 2.3 V to 2.7 V V<sub>CC</sub>
  - 6.0 ns max for 1.65 V to 1.95 V V<sub>CC</sub>
- Power-off High Impedance Inputs and Outputs
- Supports Live Insertion and Withdrawal\*
- Uses Patented Noise/EMI Reduction Circuitry
- Latch-up conforms to JEDEC JED98
- ESD Performance:
  - Human Body Model >2000 V
  - Machine Model >200 V
- These are Pb-Free Devices

<sup>\*</sup>To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.





Figure 1. Logic Symbol



#### **MARKING DIAGRAM**



# ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### **Connection Diagram**




Figure 2. Pin Assignment for TSSOP

#### **PIN DESCRIPTION**

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect
TH	S DEVICE PLEASENTA REPRESENTA

#### **TRUTH TABLE**

Inp	uts	Outputs
ŌE <sub>1</sub>	l <sub>0</sub> -l <sub>3</sub>	O <sub>0</sub> -O <sub>3</sub>
L	L	L
L	Н	Н
Н	X	Z

OE <sub>3</sub>	I <sub>8</sub> -I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	L
L	Н	Н
Н	X	Z

ŌE <sub>2</sub>	I <sub>4</sub> -I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	LH	L HCW
H	X	2.5 <del>2</del>

ŌĒ₄	I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>	
1	40	L H	
H	x on	NZ	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

# **Functional Description**

The 74ALVC16244 contains sixteen non–inverting buffers with 3–STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16–bit operation. The 3–STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2–state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.




Figure 3. Logic Diagram

# 74ALVC16244

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.5 to +4.6	V
DC Input Voltage	VI	-0.5 to +4.6	V
Output Voltage (Note 1)	V <sub>O</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
DC Input Diode Current, V <sub>I</sub> < 0 V	I <sub>IK</sub>	-50	mA
DC Output Diode Current, V <sub>O</sub> < 0 V	I <sub>OK</sub>	-50	mA
DC Output Source/Sink Current	I <sub>OH</sub> /I <sub>OL</sub>	±50	mA
DC V <sub>CC</sub> or GND Current per Supply Pin	I <sub>CC</sub> or GND	±100	mA
Storage Temperature Range	T <sub>STG</sub>	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# **RECOMMENDED OPERATING CONDITIONS** (Note 2)

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Power Supply Operating Voltage	1.65	3.6	V
VI	Input Voltage	0	V <sub>CC</sub>	V
Vo	Output Voltage	0	V <sub>CC</sub>	V
T <sub>A</sub>	Free Air Operating Temperature	CO-40	85	°C
Δt/ΔV	Input Edge Rate, V <sub>IN</sub> = 0.8 V to 2.0 V, V <sub>CC</sub> = 3.0 V	056.4	10	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

2. Floating or unused control inputs must be held HIGH or LOW.

# DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage	KRANIFO	1.65 – 1.95	0.65 x V <sub>CC</sub>		
	10	(°O', 1/K	2.3 – 2.7	1.7		V
	No	60,714	2.7 – 3.6	2.0		
$V_{IL}$	LOW Level Input Voltage	5 X X	1.65 – 1.95		0.35 x V <sub>CC</sub>	
	CKE	-EM	2.3 – 2.7		0.7	V
		5	2.7 – 3.6		8.0	
$V_{OH}$	HIGH Level Output Voltage	Í <sub>OH</sub> = −100 μA	1.65 – 3.6	V <sub>CC</sub> - 0.2		
	US DEF	I <sub>OH</sub> = -4 mA	1.65	1.2		
<	YIO KI	$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		I <sub>OH</sub> = -12 mA	2.3	1.7		V
			2.7	2.2		V
			3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 – 3.6		0.2	
		I <sub>OL</sub> = 4 mA	1.65		0.45	
		I <sub>OL</sub> = 6 mA	2.3		0.4	\/
		I <sub>OL</sub> = 12 mA	2.3		0.7	V
			2.7		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
II	Input Leakage Current	$0 \le V_I \le 3.6 \text{ V}$	3.6		±5.0	μΑ
l <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6 \text{ V}$	3.6		±10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> - 0.6 V	3 – 3.6		750	μΑ

<sup>1.</sup> IO Absolute Maximum Rating must be observed, limited to 4.6 V.

# 74ALVC16244

# **AC ELECTRICAL CHARACTERISTICS**

			$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500 \Omega$							
			C <sub>L</sub> = 50 pF				C <sub>L</sub> =	30 pF		
		V <sub>CC</sub> = 3.3	3 V ±0.3 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 2.5	5 V ±0.2 V	V <sub>CC</sub> = 1.8	V ±0.15 V	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	3	1.5	3.5	1.0	3.0	1.5	6.0	ns
tpzl, tpzh	Output Enable Time	1.3	4.0	1.5	4.6	1.0	4.1	1.5	8.2	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.0	1.5	4.3	1.0	3.8	1.5	6.8	ns

#### **CAPACITANCE**

				T <sub>A</sub> =	+25°C	
Symbol	Parameter		Conditions	V <sub>CC</sub>	Typical	Units
C <sub>IN</sub>	Input Capacitance		V <sub>I</sub> = 0 V or V <sub>CC</sub>	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		V <sub>I</sub> = 0 V or V <sub>CC</sub>	3.3	7	<b>p</b> F
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 0 pF	3.3 2.5	20 20	pF
	HIS DEVICE PLE	OTRECON ASENTA	INNER OR INFORMATION OF THE FOR INFORMATION OF THE PORT OF THE POR	EN ATION		

# **AC Loading and Waveforms**




Figure 4. AC Test Circuit

# Values for Figure 4

Test	Switch
tplH, tpHL	Open
tpzl, tplz	$V_{L}$
tpzh, tphz	GND

# **VARIABLE MATRIX**

(Input Characteristics: f = 1 MHz;  $t_r = t_f = 2 \text{ ns}$ ;  $Z_0 = 50 \Omega$ )

	V <sub>CC</sub>							
Symbol	3.3 V ±0.3 V	2.7 V	2.5 V ±0.2 V	1.8 V ±0.15 V				
V <sub>mi</sub>	1.5 V	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>mo</sub>	1.5 V	1.5 V	V <sub>CC</sub> /2	V <sub>CC</sub> /2				
V <sub>X</sub>	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V	V <sub>OL</sub> + 0.15 V				
V <sub>Y</sub>	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.15 V	V <sub>OH</sub> – 0.15 V				
$V_L$	6 V	6 V	V <sub>CC</sub> *2	V <sub>CC</sub> * 2				




Figure 5. Waveform for Inverting and Non-Inverting Functions




Figure 6. 3-STATE Output High Enable and Disable Times for Low Voltage Logic




Figure 7. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

# **ORDERING INFORMATION**


Device	Package	Shipping <sup>†</sup>	
74ALVC16244MTDX	TSSOP48 12.5x6.1 (Pb-Free)	1000 Units / Tape & Reel	


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# TSSOP48 12.5x6.1


CASE 948BQ ISSUE O

**DATE 30 SEP 2016** 






# 



#### DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ED, DATE 4/97.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



DOCUMENT NUMBER:	98AON13775G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP48 12.5X6.1		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales