N-Channel POWERTRENCH® MOSFET

100 V, 300 A, 2.0 mΩ

Features

- Typical $R_{DS(on)} = 1.5 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- Typical $Q_{g(tot)} = 95 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 80 \text{ A}$
- UIS Capability
- Qualified to AEC Q101
- This Device is Pb-Free and is RoHS Compliant


Applications

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Integrated Starter/Alternator
- Primary Switch for 12 V Systems



ON Semiconductor®


www.onsemi.com





H-PSOF8L 11.68x9.80 CASE 100CU

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z&3 = Data Code (Year & Week)

&K = Lot

FDBL86062 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

$\textbf{MOSFET MAXIMUM RATINGS} \ T_J = 25^{\circ}C \ unless \ otherwise \ noted$

Symbol	Parameter	Rating	Units	
V_{DSS}	Drain-to-Source Voltage		100	V
V_{GS}	Gate-to-Source Voltage		±20	V
I _D	Drain Current - Continuous (V _{GS} = 10) (Note 1)	T _C = 25°C	300	Α
	Pulsed Drain Current	T _C = 25°C	See Figure 4	
E _{AS}	Single Pulse Avalanche Energy (Note 2)		352	mJ
P _D	Power Dissipation		429	W
	Derate Above 25°C		2.9	W/°C
T _J , T _{STG}	G Operating and Storage Temperature			°C
$R_{ heta JC}$	Thermal Resistance, Junction to Case		0.35	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance, Junction to Ambient (Note 3)	43	°C/W	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Current is limited by silicon.
 Starting T_J = 25°C, L = 0.1 mH, I_{AS} = 84 A, V_{DD} = 100 V during inductor charging and V_{DD} = 0 V during time in avalanche.
 R_{θJA} is the sum of the transfer of the during inductor charging and V_{DD} = 0 V during time in avalanche. mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDBL86062	FDBL86062-F085	MO-299A	13"	24 mm	2000 Units

ELECTRICAL CHARACTERISTICS T_J = 25°C, unless otherwise noted


Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Units
OFF CHARACTERISTICS							
B _{VDSS}	Drain-to-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} =$	= 0 V	100	-	_	V
I _{DSS}	Drain-to-Source Leakage Current	V _{DS} = 100 V, T _J = 25°C	T _J = 25°C	-	-	5	μΑ
		$V_{GS} = 0 V$	T _J = 175°C (Note 4)	-	-	2	mA
I _{GSS}	Gate-to-Source Leakage Current	V _{GS} = ±20 V		_	-	±100	nA
ON CHARA	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$, $I_D = 25$	50 μΑ	2.0	3.1	4.5	V
R _{DS(on)}	Drain to Source On Resistance	$I_D = 80 \text{ A},$ $T_J = 25^{\circ}\text{C}$	-	1.5	2.0	mΩ	
	V _{GS} = 1	V _{GS} = 10 V	T _J = 175°C (Note 4)	-	3.3	4.3	
DYNAMIC (CHARACTERISTICS						
C _{iss}	Input Capacitance	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1 MHz		-	6970	_	pF
C _{oss}	Output Capacitance			-	3950	_	
C _{rss}	Reverse Transfer Capacitance			-	29	_	
R_g	Gate Resistance	f = 1 MHz		-	0.4	_	Ω
Q _{g(ToT)}	Total Gate Charge at 10 V	$V_{GS} = 0 \text{ to } 10 \text{ V}$ $V_{DD} = 80 \text{ V}$ $I_{D} = 80 \text{ A}$		-	95	124	nC
Q _{g(th)}	Threshold Gate Charge			-	13	_	
Q _{gs}	Gate-to-Source Gate Charge		•	-	31	_	
Q _{gd}	Gate-to-Drain "Miller" Charge	1		-	20	-	

ELECTRICAL CHARACTERISTICS (continued) T₁ = 25°C, unless otherwise noted

ELECTRICAL CHARACTERISTICS (continued) 1j = 25 C, unless offerwise noted						
Symbol	Parameter	Test Condition	ons Min.	Тур.	Max.	Units
SWITCHING	G CHARACTERISTICS					
t _{on}	Turn-On Time	V _{DD} = 50 V, I _D = 80 A,	-	_	73	ns
t _{d(on)}	Turn-On Delay	V_{GS} = 10 V, R_{GEN} = 6 Ω	-	31	-	
t _r	Rise Time		-	25	-	
t _{d(off)}	Turn-Off Delay		-	36	-	
t _f	Fall Time		-	9	-	
t _{off}	Turn-Off Time		-	_	59	
DRAIN-SO	DRAIN-SOURCE DIODE CHARACTERISTICS					
V_{SD}	Source-to-Drain Diode Voltage	I _{SD} = 80 A, V _{GS} = 0 V	-	_	1.25	٧
		I _{SD} = 40 A, V _{GS} = 0 V	-	_	1.2	
t _{rr}	Reverse-Recovery Time	$I_F = 80 \text{ A}, dI_{SD}/dt = 100 \text{ A}/\mu\text{s}, V_{DD} =$	80 V –	115	150	ns
Q _{rr}	Reverse-Recovery Charge		-	172	224	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at $T_J = 175^{\circ}$ C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



400 CURRENT LIMITED $V_{GS} = 10V$ 350 BY PACKAGE ID, DRAIN CURRENT (A) 300 250 200 150 100 50 n 200 25 100 125 150 T_C, CASE TEMPERATURE (°C)

Figure 1. Normalized Power Dissipation vs.

Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature





Figure 3. Normalized Maximum Transient Thermal Impedance



t, RECTANGULAR PULSE DURATION (s)

Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)





Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to ON Semiconductor Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability




Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

TYPICAL CHARACTERISTICS (continued)




Figure 11. R_{DSON} vs. Gate Voltage




Figure 12. Normalized R_{DSON} vs. Junction Temperature




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Capacitance vs. Drain to Source Voltage





Figure 16. Gate Charge vs. Gate to Source Voltage


POWERTRENCH is registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.







H-PSOF8L 11.68x9.80 CASE 100CU **ISSUE C**

DATE 22 MAY 2023








LAND PATTERN RECOMMENDATION


*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

Α1 eee C FRONT VIEW



SCALE: 2X





BOTTOM VIEW

- 1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE A. 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 3. CONTROLLING DIMENSION: MILLIMETERS. 4. COPLANARITY APPLIES TO THE EXPOSED WELL AS THE
- 5. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 6. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE
- LOWEST POINT ON THE PACKAGE BODY.

DIM	MILLIMETERS				
D	MIN.	NOM.	MAX.		
Α	2.20	2.30	2.40		
A1	1.70	1.80	1.90		
b	0.70	0.80	0.90		
b1	9.70	9.80	9.90		
b2	0.35	0.45	0.55		
С	0.40	0.50	0.60		
c1	0.10	_	_		
D	10.28	10.38	10.48		
D/2	5.09	5.19	5.29		
D1	10.98	11.08	11.18		
D2	3.20	3.30	3.40		
D3	2.60	2.70	2.80		
D4	4.45	4.55	4.65		
D5	3.20	3.30	3.40		
D6	0.55	0.65	0.75		
Е	9.80	9.90	10.00		
E1	7.30	7.40	7.50		
E2	0.30	0.40	0.50		
E3	9.36	9.46	9.56		

ДІМ	MILLIMETERS			
Divi	MIN.	NOM.	MAX.	
E4	8.20	8.30	8.40	
E5	7.40	7.50	7.60	
E6	1.10	1.20	1.30	
е		1.20 BSC	;	
e/2	(0.60 BSC	;	
e1		3.40 BSC		
Н	11.58	11.68	11.78	
H/2	5.74	5.84	5.94	
H1	7.15 BSC			
L	1.90	2.00	2.10	
L1	0.60	0.70	0.80	
L2	0.50	0.60	0.70	
L3	0.70	0.80	0.90	
θ	0° — 12°		12°	
aaa	0.20			
bbb	0.25			
ccc	0.20			
ddd	0.20			
eee	0.10			

GENERIC MARKING DIAGRAM*

AYWWZZ XXXXXXX XXXXXXX

Α = Assembly Location

= Year

WW = Work Week

= Assembly Lot Code ZΖ XXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT	NIIMRED.
DOCUMENT	NUMBER:

98AON13813G

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION:

H-PSOF8L 11.68x9.80

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales