8-Bit Addressable Latch/1-of-8 Decoder CMOS Logic Level Shifter

With LSTTL–Compatible Inputs

The MC74LVX259 is an 8-bit Addressable Latch fabricated with silicon gate CMOS technology.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output.

The LVX259 is designed for general purpose storage applications in digital systems. The device has four modes of operation as shown in the mode selection table. In the addressable latch mode, the data on Data In is written into the addressed latch. The addressed latch follows the data input with all non–addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs. In the one–of–eight decoding or demultiplexing mode, the addressed output follows the state of Data In with all other outputs in the LOW state. In the Reset mode, all outputs are LOW and unaffected by the address and data inputs. When operating the LVX259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The MC74LVX259 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74LVX259 to be used to interface 5.0 V circuits to 3.0 V circuits.

Features

- High Speed: $t_{PD} = 7.0$ ns (Typ) at $V_{CC} = 3.3$ V
- Low Power Dissipation: $I_{CC} = 2 \mu A$ (Max) at $T_A = 25^{\circ}C$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- CMOS–Compatible Outputs: $V_{OH} > 0.8 V_{CC}$; $V_{OL} < 0.1 V_{CC}$ @Load
- Power Down Protection Provided on Inputs and Outputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

• These Devices are Pb–Free and are RoHS Compliant



ON Semiconductor®


http://onsemi.com



PIN ASSIGNMENT

A0 [1●	16] v _{cc}
A1 [2	15] RESET
A2 [3	14] ENABLE
Q0 [4	13] DATA IN
Q1 [5	12] Q7
Q2 [6	11] Q6
Q3 [7	10] Q5
GND [8	9] Q4


MARKING DIAGRAMS




(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.









MODE SELECTION TABLE

Enable	able Reset Mode					
L	Н	Addressable Latch				
н	н	Memory				
L	L	8-Line Demultiplexer				
Н	L	Reset				

LATCH SELECTION TABLE

Add	ress Ir	nputs	Latch
С	в	Α	Addressed
L	L	L	Q0
L	L	н	Q1
L	н	L	Q2
L	н	Н	Q3
н	L	L	Q4
н	L	Н	Q5
н	Н	L	Q6
н	Н	Н	Q7




Figure 3. Expanded Logic Diagram

MAXIMUM RATINGS

Symbol	Para	ameter	Value	Unit
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	Digital Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		–0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current		-20	mA
I _{OK}	Output Diode Current		±20	mA
I _{OUT}	DC Output Current, per Pin		±25	mA
I _{CC}	DC Supply Current, V_{CC} and GND Pins		±75	mA
PD	Power Dissipation in Still Air	SOIC Package TSSOP	200 180	mW
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 2000	V
I _{LATCHUP}	Latchup Performance	Above V_{CC} and Below GND at 125°C (Note 4)	±300	mA
θ_{JA}	Thermal Resistance, Junction-to-Ambient	SOIC Package TSSOP	143 164	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Tested to EIA/JESD22–A114–A

Tested to EIA/JESD22-A115-A
Tested to JESD22-C101-A
Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	3.6	V
V _{IN}	DC Input Voltage	0	5.5	V
V _{OUT}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature Range, all Package Types	-40	85	°C
t _r , t _f	Input Rise or Fall Time V_{CC} = 3.3 V ± 0.3 V	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

			V _{cc}	T _A = 25°C			-40°C ≤ 1	Γ _A ≤ 85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 3.6	0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}	- - -	- - -	0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}	- - -	V
V _{IL}	Maximum Low-Level Input Voltage		2.0 3.0 3.6	- - -	- - -	0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}	- - -	0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}	V
V _{OH} High–Level Output	ů i	I _{OH} = -50 μA	2.0	1.9	2.0	-	1.9	-	V
	Voltage	I _{OH} = -50 μA	3.0	2.9	3.0	-	2.9	-	
		$I_{OH} = -4 \text{ mA}$	3.0	2.58	-	-	2.48	-	
V _{OL}	Low-Level Output	I _{OL} = 50 μA	2.0	-	0.0	0.1	-	0.1	V
	Voltage	I _{OL} = 50 μA	3.0	-	0.0	0.1	-	0.1	
		I _{OL} = 4 mA	3.0	-	-	0.36	-	0.44	
I _{IN}	Input Leakage Current	$V_{IN} = 5.5 \text{ V or GND}$	0 to 3.6	-	-	±0.1	-	±1.0	μA
I _{CC}	Maximum Quiescent Supply Current (per package)	$V_{IN} = V_{CC}$ or GND	3.6	1.0	1.0	2.0	-	-	μΑ

DC CHARACTERISTICS (Voltages Referenced to GND)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


AC ELECTRICAL CHARACTERISTICS Input $t_r = t_f = 3.0$ ns

				TA		T _A = 25°C		$-40^{\circ}C \le T_A \le 85^{\circ}C$	
Symbol	Parameter	Test Conditions		Min Typ		Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Data to Output	V _{CC} = 2.7 V	C _L = 15pF C _L = 50pF	-	6.3 9.0	9.0 14.0	1.0 1.0	12.0 15.0	ns
	(Figures 4 and 8)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	C _L = 15pF C _L = 50pF	-	5.6 8.0	8.0 12.0	1.0 1.0	11.0 14.0	
t _{PLH} , t _{PHL}	HL Delay, Address Select	V _{CC} = 2.7 V	$C_L = 15pF$ $C_L = 50pF$	-	6.3 9.0	9.0 14.0	1.0 1.0	12.0 15.0	ns
to Output (Figures 5 and 8)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$	-	5.6 8.0	8.0 12.0	1.0 1.0	11.0 14.0		
t _{PLH} , Maximum Propagation t _{PHL} Delay, Enable to Output	V _{CC} = 2.7 V	$C_L = 15pF$ $C_L = 50pF$	-	6.3 9.0	9.0 14.0	1.0 1.0	12.0 15.0	ns	
	(Figures 6 and 8)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$	-	5.6 8.0	9.0 12.0	1.0 1.0	11.0 14.0	
t _{PHL}	Maximum Propogation Delay, Reset to Output	V _{CC} = 2.7 V	$C_L = 15pF$ $C_L = 50pF$	-	6.3 9.0	9.0 14.0	1.0 1.0	12.0 15.0	ns
	(Figures 6 and 8)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$	-	5.6 8.0	9.0 12.0	1.0 1.0	11.0 14.0	
C _{IN}	Maximum Input Capacitance			-	6	10	_	10	pF
					Typical	@ 25°C, V	V _{CC} = 3.3 V	-	
C _{PD}	Power Dissipation Capacitance (Note 5)					30			pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.

TIMING REQUIREMENTS Input $t_r = t_f = 3.0$ ns

			T _A = 25°C)	T _A = ≤		
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Unit
tw	Minimum Pulse Width, Reset or Enable	V _{CC} = 2.7 V	4.5	-	-	5.0	-	ns
	(Figure 7)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	4.5	-	-	5.0	-	
t _{su}	Minimum Setup Time, Address or Data to Enable	V _{CC} = 2.7 V	4.0	-	-	4.0	-	ns
	(Figure 7)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	3.0	-	-	3.0	-	
t _h	Minimum Hold Time, Enable to Address or Data	V _{CC} = 2.7 V	2.0	-	-	2.0	-	ns
	(Figure 6 or 7)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	2.0	-	-	2.0	-	
t _{r,} t _f	Maximum Input, Rise and Fall Times	V _{CC} = 2.7 V	-	-	400	-	300	ns
	(Figure 4)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-	-	300	-	300	








Figure 4. Switching Waveform











Figure 7. Switching Waveform


DEVICE

UNDER

TEST







TEST POINT

 C_L^*

OUTPUT

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVX259DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVX259DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVX259DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVX259DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Tape Size	B ₁ Max	D	D ₁	Е	F	к	Р	P ₀	P ₂	R	т	w
8 mm	4.35 mm (0.179")	1.5 mm + 0.1 -0.0 (0.059"	1.0 mm Min (0.179")	1.75 mm ±0.1 (0.069 ±0.004")	3.5 mm ±0.5 (1.38 ±0.002")	2.4 mm Max (0.094")	4.0 mm ±0.10 (0.157 ±0.004")	4.0 mm ±0.1 (0.157 ±0.004")	2.0 mm ±0.1 (0.079 ±0.004")	25 mm (0.98")	0.6 mm (0.024)	8.3 mm (0.327)
12 mm	8.2 mm (0.323")	+0.004 -0.0)	1.5 mm Min (0.060)		5.5 mm ±0.5 (0.217 ±0.002")	6.4 mm Max (0.252")	4.0 mm ±0.10 (0.157 ±0.004") 8.0 mm ±0.10 (0.315 ±0.004")			30 mm (1.18")		12.0 mm ±0.3 (0.470 ±0.012")
16 mm	12.1 mm (0.476")				7.5 mm ±0.10 (0.295 ±0.004")	7.9 mm Max (0.311")	$\begin{array}{c} 4.0 \text{ mm} \\ \pm 0.10 \\ (0.157 \\ \pm 0.004") \\ 8.0 \text{ mm} \\ \pm 0.10 \\ (0.315 \\ \pm 0.004") \\ 12.0 \text{ mm} \\ \pm 0.10 \\ (0.472 \\ \pm 0.004") \end{array}$					16.3 mm (0.642)
24 mm	20.1 mm (0.791")				11.5 mm ±0.10 (0.453 ±0.004")	11.9 mm Max (0.468")	16.0 mm ±0.10 (0.63 ±0.004")					24.3 mm (0.957)

EMBOSSED CARRIER DIMENSIONS (See Notes 6 and 7)

Metric Dimensions Govern–English are in parentheses for reference only.
A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity







SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS										
DIM	MIN NOM MAX									
A	1.35	1.55	1.75							
A1	0.00	0.05	0.10							
A2	1.35	1.50	1.65							
b	0.35	0.42	0.49							
с	0.19	0.22	0.25							
D		9.90 BSC								
E		6.00 BSC								
E1	3.90 BSC									
е		1.27 BSC								
h	0.25		0.50							
Ĺ	0.40	0.83	1.25							
L1		1.05 REF								
Θ	0.		7'							
TOLERAN	CE OF FC	RM AND	POSITION							
aaa		0.10								
bbb		0.20								
ccc		0.10								
ddd		0.25								
eee		0.10								



DOCUMENT NUMBER:	98ASB42566B	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	SOIC-16 9.90X3.90X1.50 1.27P PAGE 1 0						

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

DATE 29 MAY 2024

GENERIC MARKING DIAGRAM*

16	F	H	H	H.	Н	H.	H.	H
	XXXXXXXXXXXXXX							
		XX	XX	XX	XX	XX	XX	хI
	0				ΥW			
1	Η	Н	Н	H	Н	Н	Н	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:	c	STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.		2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	,
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.		6.	NO CONNECTION	6.	BASE. #2	6.	
7.	COLLECTOR		ANODE	7.	- ,	7.	
8.			CATHODE	8.	COLLECTOR. #2	8.	
	BASE		CATHODE		COLLECTOR, #3		BASE. #4
10.	EMITTER		ANODE	10.	, .	10.	- ,
11.	NO CONNECTION	11.	NO CONNECTION	11.		11.	
	EMITTER	12.	CATHODE	12.			EMITTER, #3
13.	BASE	13.	CATHODE	13.		13.	
14.	COLLECTOR	14.	NO CONNECTION	14.		14.	
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
STYLE 5: PIN 1.	DRAIN, DYE #1	STYLE 6: PIN 1.	CATHODE	STYLE 7: PIN 1.	SOURCE N-CH		
	DRAIN, DYE #1 DRAIN, #1		CATHODE CATHODE		SOURCE N-CH COMMON DRAIN (OUTPUT))	
PIN 1.	,	PIN 1.		PIN 1.			
PIN 1. 2.	DRAIN, #1	PIN 1. 2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3.	DRAIN, #1 DRAIN, #2	PIN 1. 2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	PIN 1. 2. 3. 4.	CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH)	
PIN 1. 2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	PIN 1. 2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH		
PIN 1. 2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH)))	
PIN 1. 2. 3. 4. 5. 6. 7. 8.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8.	COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, GATE P-CH COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, COMMON DRAIN (OUTPUT, SOURCE P-CH SOURCE P-CH)))	
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 GATE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #2 SOURCE, #1	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 9. 10. 11. 12. 13. 14. 15.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2		

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi



*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	the Document Repository. COPY" in red.					
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1				
onsemi and OOSEMU are trademarks of Semiconductor Components Industries LLC dha onsemi or its subsidiaries in the United States and/or other countries onsemi reserves							

onsemi and OI ISCI III are trademarks or Semiconductor Components industries, LLC data onsemi or its subsidiaries in the United States and/or other countries. Onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights or the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>