feedback
このページの評価をお願いします
サポート情報をお探しですか?

NB7V33MMNGEVB:  Differential Clock Divider Evaluation Border

The NB7V33M is a differential divide by 4 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V33M produces a div 4 output copy of an input Clock operating up to 10GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon powerup, the internal flip-flops will attain a random state. The Reset allows for the synchronization of multiple NB7V33Ms in a system. The 16mA differential CML output provides matching internal 50-ohm termination which provides 400mV output swing when externally receiver terminated with 50-ohm to VCC.
特長およびアプリケーション

特長

  • Clock Divider
  • ATE, Instrumentation
評価/開発ツール情報
製品 状態 Compliance 簡単な説明 使用パーツ アクション
NB7V33MMNGEVB Active
Pb-free
Differential Clock Divider Evaluation Border NB7V33MMNG
過去に閲覧した製品
一覧をクリアする

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.