|
|
|
|
|
| Translator, 1:2 Fanout Differential LVPECL / LVDS to LVTTL |
MC100EPT26/D (157.0kB) |
16 |
|
| 2 x 2 Crosspoint Switch, Dual, 3.3 V, 3.2 Gb / s, with CML Outputs |
NB4N840M/D (102kB) |
5 |
|
| 2.5V 1:5 Dual Differential LVDS Clock Driver |
MC100EP210S/D (138.0kB) |
10 |
|
| 2.5V/3.3V/5V ECL Differential Receiver/Driver with Oscillator Gain Stage and Enabled High Gain Outputs |
NBLVEP16VR/D (347.0kB) |
4 |
|
| 2x2 Crosspoint Switch, 2.5 V / 3.3 V, 3 GHz Dual Differential Clock/Data, with CML Output and Internal Termination |
NB4L858M/D (98.0kB) |
0 |
|
| 3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/ Buffer/ Translator |
NB4N11M/D (223.0kB) |
1 |
|
| 3.3 V AnyLevel Receiver to CML Driver/Translator with Input Hysteresis - 2.0 GHz Clock / 2.5 Gb/s Data |
NB4N316M/D (186.0kB) |
5 |
|
| 3.3 V ECL Programmable Delay Chip With FTUNE |
MC100EP196B/D (159kB) |
2 |
|
| 3.3V / 5V 2-Input Differential AND/NAND |
MC10EP05/D (144.0kB) |
9 |
|
| 3.3V / 5V Differential 2-Input XOR/XNOR |
MC10EP08/D (150.0kB) |
6 |
|
| 3.3V / 5V ECL 1:2 Differential Fanout Buffer |
MC10EP11/D (170.0kB) |
10 |
|
| 3.3V / 5V ECL 2:1 Multiplexer |
MC10EP58/D (145.0kB) |
7 |
|
| 3.3V / 5V ECL 4-Input OR/NOR |
MC10EP01/D (136.0kB) |
9 |
|
| 3.3V / 5V ECL 6-Bit Differential Register with Master Reset |
MC10EP451/D (108kB) |
10 |
|
| 3.3V / 5V ECL 8-Bit Synchronous Binary Up Counter |
MC10EP016/D (189.0kB) |
12 |
|
| 3.3V / 5V ECL 9-Bit Shift Register |
MC10EP142/D (127kB) |
18 |
|
| 3.3V / 5V ECL Coaxial Cable Driver |
MC10EP89/D (114.0kB) |
7 |
|
| 3.3V / 5V ECL D Flip-Flop with Set and Reset |
MC10EP31/D (139.0kB) |
10 |
|
| 3.3V / 5V ECL Differential Data and Clock D Flip Flop |
MC10EP52/D (152.0kB) |
7 |
|
| 3.3V / 5V ECL Differential Receiver/Driver |
MC10EP16/D (147.0kB) |
6 |
|
| 3.3V / 5V ECL Differential Receiver/Driver With Reduced Output Swing |
MC100EP16F/D (141.0kB) |
5 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with High Gain |
MC10EP16VA/D (148.0kB) |
10 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with High Gain and Enable Output |
MC100EP16VC/D (147.0kB) |
7 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with High and Low Gain |
MC100EP16VB/D (142.0kB) |
7 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with Internal Termination |
MC10EP16T/D (145.0kB) |
6 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing |
MC100EP16VS/D (155.0kB) |
6 |
|
| 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing and Internal Input Termination |
MC100EP16VT/D (157.0kB) |
4 |
|
| 3.3V / 5V ECL Divide by 2 Divider |
MC10EP32/D (146.0kB) |
11 |
|
| 3.3V / 5V ECL Divide by 2/4, Divide by 4/5/6 Clock Generation Chip |
MC10EP139/D (130kB) |
13 |
Apr, 2014 |
| 3.3V / 5V ECL Divide by 4 Divider |
MC10EP33/D (146.0kB) |
10 |
|
| 3.3V / 5V ECL Dual Differential 2:1 Multiplexer |
MC10EP56/D (121kB) |
17 |
|
| 3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset |
MC10EP29/D (105kB) |
9 |
Apr, 2014 |
| 3.3V / 5V ECL JK Flip Flop |
MC10EP35/D (137.0kB) |
6 |
|
| 3.3V / 5V ECL Quad 2-Input Differential AND/NAND |
MC10EP105/D (160.0kB) |
11 |
|
| 3.3V / 5V ECL Quad 4-Input OR/NOR |
MC10EP101/D (154.0kB) |
11 |
|
| 3.3V / 5V ECL Quad D Flip Flop with Set, Reset, and Differential Clock |
MC10EP131/D (164.0kB) |
10 |
|
| 3.3V / 5V Hex Differential Line Receiver / Driver |
MC10EP116/D (173.0kB) |
11 |
|
| 3.3V 2:1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable |
NB100EP223/D (106kB) |
8 |
|
| 3.3V 2:1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable |
MC100EP809/D (106kB) |
10 |
|
| 3.3V ECL 8-Bit Synchronous Binary Up Counter |
MC100EP016A/D (132.0kB) |
9 |
|
| 3.3V ECL Programmable Delay Chip |
MC10EP195/D (150kB) |
19 |
|
| 3.3V ECL Programmable Delay Chip |
MC100EP195B/D (141kB) |
2 |
|
| 3.3V ECL Programmable Delay Chip with FTUNE |
MC100EP196/D (145kB) |
16 |
|
| 3.3V/5V ECL 4:1 Differential Multiplexer |
MC10EP57/D (107kB) |
13 |
|
| 3.3V/5V ECL Quad Differential Driver/Receiver |
MC10EP17/D (167.0kB) |
8 |
|
| 5V 1:5 Differential ECL/PECL/HSTL Clock Driver |
MC100EP14/D (85kB) |
7 |
|
| AnyLevel™ Positive Input to −3.3 V / −5.5 V NECL Output Translator |
MC100EP91/D (136.0kB) |
5 |
|
| D Flip Flop with Set and Reset |
MC10EP51/D (150.0kB) |
10 |
|
| Phase-Frequency Detector, 3.3 V / 5 V, ECL Differential |
MC100EP40/D (84kB) |
13 |
Apr, 2014 |
| Phase-Frequency Detector, 3.3 V, ECL |
MC100EP140/D (117.0kB) |
9 |
|