|
|
|
このページの評価をお願いします
|
サポート情報をお探しですか?
|
データシート
|
ドキュメントタイプ:
|
|
- または - |
|
|
|
データシート のため
GigaComm
(すべてを表示)
ページ・サイズ:
1 - 35 of 35
[
1
]
|
|
|
|
|
| 1.8 V / 2.5 V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer/Translator |
NB7V72M/D (155.0kB) |
1 |
|
| 1.8V / 2.5V /3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator |
NB7VQ572M/D (170.0kB) |
0 |
|
| 1.8V / 2.5V 10Gbps Equalizer Receiver with 1:6 Differential CML Outputs |
NB7VQ1006M/D (171.0kB) |
2 |
|
| 1.8V / 2.5V CML 12.5 Gbps Programmable Pre-Emphasis Copper/Cable Driver with Selectable Equalizer Receiver |
NB7VPQ16M/D (3635.0kB) |
0 |
|
| 1.8V / 2.5V Differential 2:1 Mux Input to 1:6 CML Clock/Data Fanout Buffer / Translator |
NB7V585M/D (150.0kB) |
1 |
|
| 1.8V / 2.5V, 10GHz ÷2 Clock Divider with CML Outputs |
NB7V32M/D (128.0kB) |
5 |
|
| 1.8V / 2.5V, 10GHz ÷4 Clock Divider with CML Outputs |
NB7V33M/D (161.0kB) |
2 |
|
| 1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer /Translator |
NB7V586M/D (134.0kB) |
0 |
|
| 1.8V/2.5V/3.3V 8GHz /14Gbps Differential 1:4 Clock / Data CML Fanout Buffer w/ Selectable Input Equalizer |
NB7VQ14M/D (167.0kB) |
0 |
|
| 2.5 V / 3.3 V 12 Gb/s Differential Clock/Data Smart Gate (2:1 Mux, AND/NAND, OR/NOR, XOR/XNOR) w/CML Output and Internal Termination |
NB7L86M/D (1416.0kB) |
7 |
|
| 2.5 V/3.3 V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer |
NBSG16M/D (137kB) |
9 |
Jun, 2014 |
| 2.5 V/3.3 V SiGe Differential 1:4 Clock/Data Driver with RSECL Outputs |
NBSG14/D (391kB) |
17 |
Jun, 2014 |
| 2.5 V/3.3 V SiGe Differential Receiver/Driver with RSECL Outputs |
NBSG16/D (154kB) |
20 |
Jun, 2014 |
| 2.5 V/3.3 V SiGe Differential Receiver/Driver with Variable Output Swing |
NBSG16VS/D (195kB) |
14 |
Jun, 2014 |
| 2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS |
NBSG53A/D (162kB) |
15 |
Jun, 2014 |
| 2.5 V/3.3 V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select |
NBSG72AMN/D (652kB) |
8 |
Jun, 2014 |
| 2.5V / 3.3V 12Gb/s Differential 1:2 Clock/Data Fan-out Buffer/Translator with CML Outputs & Internal Termination Resistors |
NB7L11M/D (194.0kB) |
3 |
|
| 2.5V / 3.3V 1:8 CML Fanout |
NB7L1008M/D (141kB) |
1 |
|
| 2.5V / 3.3V 1:8 LVPECL Fanout Buffer |
NB7L1008/D (180kB) |
1 |
Apr, 2014 |
| 2.5V / 3.3V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer / Translator |
NB7L72M/D (128.0kB) |
3 |
|
| 2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout /Translator |
NB7L572/D (134.0kB) |
2 |
|
| 2.5V / 3.3V Differential 4:1 Mux w/Input Equalizer to1:2 LVPECL Clock/Data Fanout / Translator |
NB7LQ572/D (288.0kB) |
0 |
|
| 2.5V / 3.3V, 6.125Gb/s 2:1:10 Differential Clock / Data Driver with CML Output |
NB7L111M/D (187kB) |
7 |
Apr, 2015 |
| 2.5V 7GHz / 10Gbps Differential Input to 1.8V / 2.5V 1:4 CML Clock / Data Fanout Buffer w/ Selectable Input Equalizer |
NB7HQ14M/D (1267.0kB) |
0 |
|
2.5V/3.3V 7GHz/10Gbps Differential 1:4 LVPECL Fanout Buffer  |
NB7L14/D (93kB) |
5 |
Jun, 2015 |
| 2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outputs |
NBSG11/D (97kB) |
17 |
|
| 2.5V/3.3V SiGe Differential Smart Gate with Output Select |
NBSG86A/D (131kB) |
19 |
Jun, 2014 |
| 2.5V/3.3V, 14GHz ÷2 Clock Divider w/CML Output and Internal Termination |
NB7L32M/D (183.0kB) |
3 |
|
| 2.5V/3.3V, 7GHz/10Gbps Differential 2:1 Mux Input to 1:6 RSECL Clock/Data Fanout Buffer / Translator |
NB7L585R/D (155.0kB) |
0 |
|
| 3.3 V SiGe 8−Bit Dual Modulus Programmable Divider/Prescaler with CML Outputs |
NB7N017M/D (198.0kB) |
4 |
|
| Clock / Data Multiplexer / Translator, 1.8 V / 2.5 V / 3.3 V Differential 2:1, with CML Outputs |
NB7V58M/D (158.0kB) |
0 |
|
| Clock / Data Multiplexer / Translator, 1.8 V / 2.5 V / 3.3 V Differential 2:1, with CML Outputs and Selectable Input Equalizer |
NB7VQ58M/D (1276.0kB) |
0 |
|
| D Flip Flop, 1.8 V / 2.5 V Differential, with Reset and CML Outputs |
NB7V52M/D (84kB) |
4 |
|
| LVPECL Clock/Data Fanout Buffer/Translator 2.5V/3.3V Differential 2:1 Mux Input to 1:6 |
NB7L585/D (88kB) |
2 |
|
| NB7L216; 2.5V/3.3V 12 Gb/s Multi Level Clock/Data Input to RSECL High Gain Receiver/Buffer/ Translator with Internal Termination |
NB7L216/D (408.0kB) |
5 |
|
|
|
|