PLL Clock Multiplier Evaluation Board

Overview

The NB3N502 Evaluation Board was designed to provide a flexible and convenient platform to quickly evaluate, characterize and verify the performance and operation of the NB3N502 PLL Clock Multiplier. The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference clock signal source. The user's manual provides detailed information on the board's contents, layout and use, and it should be used in conjunction with the NB3N502 data sheet which contains full technical details on device specifications and operation.

  • Fully Assembled Evaluation Board
  • Accommodates the Electrical Characterization of the NB3N502 in the SOIC-8 Package
  • Supports the Use of a 5 MHz to 27 MHz Through-hole or Surface Mount Crystal
  • SMA Connectors are Provided for Auxiliary Input and Output Interfaces
  • Incorporates Onboard Slide Switch Controlled Multiplier Select Pins, Minimizing Excess Cabling

Evaluation/Development Tools

製品

タイプ

Ref. Design

状態

Part Used

アクション

PLL Clock Multiplier Evaluation Board

評価ボード

No

Active

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :

技術文書

Name / Description

Document Type

Modified date

EVBUM2064/D

1

Eval Board: Manual

252.93 KB

EN

Eval Board: Manual

November 01, 2019

More Details

Show More