





# JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (\_), the underscore (\_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (\_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at <a href="www.onsemi.com">www.onsemi.com</a>. Please email any questions regarding the system integration to Fairchild <a href="guestions@onsemi.com">questions@onsemi.com</a>.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



October 1997 Revised June 2005

#### 74VCX16374

# Low Voltage 16-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The VCX16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable  $(\overline{\text{OE}})$  are common to each byte and can be shorted together for full 16-bit operation.

The 74VCX16374 is designed for low voltage (1.2V to 3.6V)  $\rm V_{CC}$  applications with I/O compatibility up to 3.6V.

The 74VCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.2V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub>

3.0 ns max for 3.0V to  $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$ 

- Power-off high im, 'ance in, 's an uts
- Supports live sertic and with awai (Note 1)
- $\blacksquare \ \, \mathsf{Static} \ \, \mathsf{Prive} \ \, (\mathsf{I}_{\mathsf{O}_{\mathsf{I}}} \ \, \, \mathsf{L})$

24 <sup>1</sup>\ 10

- U. pro, stary ne s/EMI reduction circuitry
- Latc. p pe rmance exceeds 300 mA
- ESD p \(\text{rmance}\)

Human body model > 2000V

Machine n ocle! > 200V

■ Also packaged in plastic Fine-Pitch Foll Grid Array (FEGA)

**Link. 1.** To ensure the high impedance state during power up or power dww,  $\overline{OE}$  should be tied to  $V_{CC}$  "rou, his pull-up resistor; the minimum value of the insistor is determine, by the current-sourcing capability of the driver


## Orde ina Coa

ר יr Number	ackage Number Cackage Descriptions
1VC 537	BG/ ๖-/: 5/-Ball rine-Pitch ฮะโ Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
( te ≥ 'ote 3)	S' (X)
74 X16374MTD	MTD48 143-Lead Trin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
(1 e 3)	

.tote 2: Crd ring (oue "G" indicates Trays.

Note 3: Devices also availably in True and Pisel. Specify by appending suffix letter "X" to the ordering code

#### Logic Symbo




# **Connection Diagrams**

Pin Assignment for TSSOP

		\ /		
OE <sub>1</sub> —	1	$\overline{}$	48	- CP <sub>1</sub>
o <sub>0</sub> —	2		47	— l₀
o <sub>1</sub> —	3		46	— I <sub>1</sub>
GND —	4		45	— GND
02 —	5		44	— I <sub>2</sub>
03 -	6		43	— I <sub>3</sub>
v <sub>cc</sub> —	7		42	— v <sub>cc</sub>
04 -	8		41	<b>-</b>  ₄
o <sub>5</sub> —	9		40	— I <sub>5</sub>
GND —	10		39	— GND
06 -	11		38	<b>−</b> 1 <sub>6</sub>
0, -	12		37	— I <sub>7</sub>
o <sub>8</sub> —	13		36	— I <sub>8</sub>
o <sub>9</sub> —	14		35	— I <sub>9</sub>
GND -	15		34	— GND
010	16		33	ا ا <sub>10</sub>
011	17		32	— I <sub>1 1</sub>
v <sub>cc</sub> —	18		31	— v <sub>cc</sub>
O <sub>1 2</sub>	19		30	— I <sub>12</sub>
013 —	20		29	— I <sub>1 3</sub>
GND —	21		28	— GND
014 —	22		27	— I₁₄
015	23		26	— I <sub>15</sub>
ŌE <sub>2</sub> —	24		25	— CP₂
				ı

Pin Assignment for FF



# **Pin Descriptions**

Pin Names	Description
<del>OE</del> <sub>n</sub>	Output Enable Input (Active LOW)
CP <sub>n</sub>	Clock Pulse Input
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
$O_0$ – $O_{15}$ NC	No Connect

# **FBGA Pin Assignments**

		1	2	3	4	5	
	Α	O <sub>0</sub>	NC	7	СГ	1	10
	В	O <sub>2</sub>	0	_V _	١٨C	l <sub>1</sub>	l <sub>2</sub>
	С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	Vr	l <sub>3</sub>	14
	D	06	O <sub>5</sub>	ID	,vD	5	$\overline{I_6}$
	E	1	کر	O	GND	7-	I <sub>8</sub>
		[O, 7		ND	GND	l <sub>9</sub>	I <sub>10</sub>
N			O <sub>11</sub>	V <sub>C</sub> C	Vcc	I <sub>11</sub>	I <sub>12</sub>
٦	H	0 <sub>14</sub>	O <sub>13</sub>	NC	NC	113	I <sub>14</sub>
	77	O <sub>15</sub>	NC	OE <sub>2</sub>	CF-	NC	1.5

# Truth Tab'ยร

	Injuts		Outputs
CP <sub>1</sub>	OE <sub>1</sub>	-1 <sub>0</sub> -1 <sub>7</sub>	00-07
7-		Н	Н
	L L	L	L
LO)	L	Χ	$O_0$
X	Н	Χ	Z

7		Inputs		Outputs
	CP <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> -I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>
	~	L	Н	Н
	~	L	L	L
	L	L	X	O <sub>0</sub>
	Χ	Н	Χ	Z


- = HIGH Voltage Level
- = LOW Voltage Level = Immaterial (HIGH or LOW, inputs may not float) = High Impedance
- O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of CP


## **Functional Description**

The 74VCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each

flip-flop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operations of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.

#### **Logic Diagram**





Please note that this diagr 🔾 🖟 vided 🧠 for the u 🧸 ristanding of logic disertions and should not be used to eatinate propagation delays

#### **Absolute Maximum Ratings**(Note 4)

Supply Voltage (V<sub>CC</sub>) -0.5V to +4.6V DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V

Output Voltage (V<sub>O</sub>)

Outputs 3-STATED -0.5V to +4.6VOutputs Active (Note 5) -0.5V to  $V_{CC}$  +0.5V

DC Input Diode Current ( $I_{IK}$ )  $V_I < 0V$ 

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} < 0V$ -50 mA  $V_O > V_{CC}$ +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ ±50 mA

DC V<sub>CC</sub> or GND Current per

±100 mA Supply Pin ( $I_{CC}$  or GND)

Storage Temperature Range  $(T_{STG})$ -65°C to +150°C

#### **Recommended Operating** Conditions (Note 6)

Power Supply

-50 mA

1.2V to 3.6V Operating Input Voltage -0.3V to +3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States 0V to  $V_{CC}$ Output in "OFF" State 0.0V to 3.6V

Output Current in I<sub>OH</sub>/I<sub>OL</sub>

 $V_{CC} = 3.0V \text{ to } 3.6V$ 24 mA

 $V_{CC} = 2.3V \text{ to } 2.7V$ 3 mA

 $V_{CC} = 1.65V \text{ to } 2.3V$ mA ز

 $V_{CC} = 1.4V \text{ to } 1.6V$ ±2 m^.  $V_{CC} = 1.2V$ ±100 μ/

-40°C tc +55°C Free Air Opera'ng Temp

Minimum ' ' out ⊾ e Rate ( '∆V)

V-N = 0.8 72.6 VCC 10 ns/V

^hso. Maxin... .. ratings an th se values beyond which cannot be gur rant, et. The device should not be
The parametric values defined in the Electrical tiese ii. The parametric values defined in a Selectrical C cteri. tables are not gua anteed at the Abrolo a laximum raing. e "R nmended operating Conditions" table will define the conditions.

Note 5: IO Absolute N'aximum Rating must le observed

Note 6: Floa ing or I hused input mus. by held HICH or LOV

#### DC Electrical Char

Symbol	Para 'er	Conditions	V <sub>CC</sub>	Min	Max	Units
V <sub>IH</sub>	HIGH svel Input Volta		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		
			1.65 - 2.3	0.65 x V <sub>CC</sub>		V
		OM. CI	1.4 - 1.6	0.65 x V <sub>CC</sub>		
		(O) (1)	1.2	0.65 x V <sub>CC</sub>		
	Level Input Valuage		2.7 - 3.6		0.8	
	G		2.3 - 2.7		0.7	
	13 25		1.65 - 2.3		0.35 x V <sub>CC</sub>	V
		7 '	1.4 - 1.6		0.35 x V <sub>CC</sub>	
		1	1.2		0.05 x V <sub>CC</sub>	
Voil	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.7 - 3.6	V <sub>CC</sub> - 0.2		
1		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
	QV.	I <sub>OH</sub> = -100 μA	2.3 - 2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		I <sub>OH</sub> = -100 μA	1.4 - 1.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
		$I_{OH} = -100 \mu A$	1.2	V <sub>CC</sub> - 0.2		

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
Symbol	Farameter	Conditions	(V)	IVIIII	IVIAA	Ullits
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
		I <sub>OL</sub> = 12 mA	2.7		0.4	
		I <sub>OL</sub> = 18 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I <sub>OL</sub> = 12 mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		_ · _	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		I <sub>OL</sub> = 100 μA	1.4 - 1.6		\2	
		I <sub>OL</sub> = 2 mA	1.4		0.35	
		$I_{OL} = 100 \mu A$	1.2		0.	<i>In</i> .
I	Input Leakage Current	$0 \le V_I \le 3.6V$	1. 3.6		_5.0	1.4
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1,2-		±10	μА
		$V_I = V_{IH}$ or $V_{IL}$	12.5			L
I <sub>OFF</sub>	Power-OFF Leakage Current	$0 \le (V_I, V_O) \le 3.6V$			10:0	μА
I <sub>CC</sub>	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND		7.0	20	μА
		$V_{CC} \le (V_I, V_C)$ $\supset V$ (Note	1.2 - 3.6		±2°	μΛ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	V <sub>IH</sub> = V <sub>CC</sub> .oV	2.7 - 3.3	)	250	AL

Note 7: Outputs disabled or 3-STATE only.

## AC Electrical Characterist.

Symbol	Parameter	Conditions	Vcc (V)	Min	C to +8 5°C	Units	Figure Number
					wax		Number
f <sub>MAX</sub>	Maximum Clock Taguer	C <sub>L</sub> 0 pF, R <sub>L</sub> = 500.2	3.3 ± 0.3	250	7,		Figures
			$2.5 \pm 0.2$	200			1, 2
			1.8 ± 0.15	130		ns	
		$C_L = 15 \text{ pF } R_L = 2k\Omega$	15±01	80			Figures
		1 201	1.2	40			7, 8
t <sub>Pi</sub>	Delay CP to Cn	$C_L = 30 \text{ pF}$ $R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.0		
t <sub>PLH</sub>			$2.5\pm0.2$	1.0	3.9		Figures 1, 2
			$1.8 \pm 0.15$	1.5	7.8	ns	1,2
	15. C	$C_1 = 15 \text{ pF} C_2 = 2k\Omega$	$1.5 \pm 0.1$	1.0	15.6		Figures 7, 8
			1.2	1.5	39		
<del>-</del>	Output Friable Time	$C = 20 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		Figures 1, 3, 4 Figures 7, 9, 10
t <sub>PZH</sub>	$O' \land I \mathrel{\sim} I$		2.5 ± 0.2	1.0	4.6		
			$1.8 \pm 0.15$	1.5	9.2	ns	
	, , ,	$C_L = 15 \text{ pF}, R_L = 2k\Omega$	$1.5 \pm 0.1$	1.0	18.4		
) ~			1.2	1.5	46		
t <sub>PLZ</sub> ,	Output Dischi Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	0.8	3.5		
t <sub>PHZ</sub>			$2.5\pm0.2$	1.0	3.8		Figures 1, 3, 4
			$1.8 \pm 0.15$	1.5	6.8	ns	1, 5, 4
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures
			1.2	1.5	34		7, 9, 10
t <sub>S</sub>	Setup Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			2.5 ± 0.2	1.5		ns	Figures 1, 6
			$1.8 \pm 0.15$	2.5			1, 6
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	3.0			Figures
			1.2	6			6, 7

# AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = -40°	C to +85°C	Units	Figure
Зупівої	Farameter	Conditions	(V)	Min	Max	Ullis	Number
t <sub>H</sub>	Hold Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 1.0	1.0			
			$2.5\pm0.2$	1.0			Figures 1, 6
			$1.8 \pm 0.15$	1.0		ns	., 0
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	2.0			Figures
			1.2	6			6, 7
t <sub>W</sub>	Pulse Width	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$	1.5			
			$2.5\pm0.2$	1.5			Figures 1, 4
			$1.8 \pm 0.15$	4.0		ns	., .
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	4.0			igures
			1.2	8			4, 7
toshl	Output to Output Skew	$C_L = 30 \text{ pF}, R_L = 500\Omega$	$3.3 \pm 0.3$				
t <sub>OSLH</sub>	(Note 9)		$2.5\pm0.2$		7.5	7 . 1	$\langle   \rangle$
			1.8 ± 0.			ris	10
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1 0.1		1.5		
					12		

Note 8: For C<sub>L</sub> = 50<sub>P</sub>F, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between 11 ac. propa on delication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction, eit of GH-tication applies to any outputs switching in the same direction.


# Dynamic Switching Characteristic

Symbol	Parameter Conticots	cc (V)	T₁ = + ?5 C ∵ypical	Units
V <sub>OLP</sub>	Quiet Output Dynami Sak   C <sub>L</sub> = 30 pF. V <sub>IH</sub> = V ~, V <sub>IL</sub> = 0'	1.8	0.25 0.6	V
	Whit is it	3.3	0.8	V
V <sub>OLV</sub>	Quietput _Jynamic ''ev \' \ 7. = 30 pF, V <sub>1.1</sub> = V <sub>CC</sub> V <sub>IL</sub> = 0V	1.8	-0.25	
		2.5	-0.6	V
	0 1 1 2 CO.	3.3	-0.8	
Vol	Ouiet O. inic Valley $V_{Oh}$ $C_L = 30 \text{ pF}, V_{IH} - V_{CC}, V_{IL} = 0V$	1.8	1.5	
		2.5	1.9	V
		3.3	2.2	

# C nacitance

Symbol	Paramete:	Conditions	$\textbf{T}_{\boldsymbol{A}} = +25^{\circ}\textbf{C}$	Units
- Jylli Joi	( arameter	Conditions	Typical	Offics
C <sub>IN</sub>	Input Carlacterice	$V_{CC}$ = 1.8V, 2.5V or 3.3V, $V_I$ = 0V or $V_{CC}$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C <sub>PD</sub>	Power Dissiration Capacitance	$V_I = 0V$ or $V_{CC}$ , $f = 10$ MHz,	20	pF
		V <sub>CC</sub> = 1.8V, 2.5V or 3.3V	20	ρı

# AC Loading and Waveforms (V<sub>CC</sub> 3.3V $\pm$ 0.3V to 1.8V $\pm$ 0.15V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3V ± 0.3V; $V_{CC}$ x 2V at $V_{CC}$ = 2.5V ± 0.2V; 1.8V ± 0.15
$t_{PZH}, t_{PHZ}$	GND

FIGURE 1. AC Test Circuit





FIGURE 2. Waveform for Inverting Non-Inverting Functions



FIGURE 3. 3-5 TATE Ou put ...gh Ena .!e and Disable Times in Low Voltage Logic



URE 4. 2-\$ TAT E Output Low Smable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $$t_{\rm rec}$$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic

Symbol	V <sub>CC</sub>		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>mo</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

# AC Loading and Waveforms (V $_{CC}$ 0.15V $\pm$ 0.1V to 1.2V)



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{CC}$ x 2V at $V_{CC} = 1.5V \pm 0.1$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

FIGURE 7. AC Test Circuit



FIGURE 8. form Inverting and Non-inverting Franctions



9. 3-STATE Output High, 50 able and Disable Times for Low Voltage Logic





FIGURE 10. 3-S7ATE Output Low Enable and Disable Times for Low Voltage Logic


Symbol	v <sub>cc</sub>	
Cymbo.	1.5V ± 0.1V	
$V_{mi}$	V <sub>CC</sub> /2	
$V_{mo}$	V <sub>CC</sub> /2	
V <sub>X</sub>	V <sub>OL</sub> + 0.1V	
V <sub>Y</sub>	V <sub>OH</sub> – 0.1V	


# Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B В 5.5 8.0 Α 0.4 0.10 A -(0.75) 000000 ABCDEFGHJ PIN ONE 8 Top View 0.08M) L // 0.15 C 1.4MAX — NOTE ACKAG CONFORMS TO JEDEC MO 205 L TNS' S IN MILLIMETERS D PA . LEN RECOMMENDATION, ISWD (Non Solder Mask Defined) A DIA PADS WITH A SOLDER MASK OPENING OF 45MM CONCENTRIC TO PADS VING CONFORMS TO ASME 114.5M-19.14 .3t D. DF BCA54ArevD

54-Balı Fine-Pi ot. 3. li Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)














- JEDEC RESISTRA. ON E 4/5%.
  DIMENSIONS ARE IN VILLI LETERS.
  - DIMENSIONS OR EXCLUSIVE OF BUORS, MOLD FLASH AND TIE DAR CYTHOUGHNS. D. DIMENSION AND TOLERANCES PER ANSI Y14.5M, 198

# DETAIL A

MUD4RREVO

#### 4(-L/acl 7nin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Body Width Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdt/Patent-Marking.pdf">www.onsemi.com/site/pdt/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative