


3-of-8 Decoder/Demultiplexer

74VHCT138A


TSSOP 16
CASE 948AH

General Description

The VHCT138A is an advanced high speed CMOS 3-to-8 DECODER fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 Binary Select inputs (A_0 , A_1 and A_2) determine which one of the outputs (\bar{O}_0 – \bar{O}_7) will go LOW. When enable input E_3 is held LOW or either \bar{E}_1 or \bar{E}_2 is held HIGH, decoding function is inhibited and all outputs go HIGH. E_3 , \bar{E}_1 and \bar{E}_2 inputs are provided to ease cascade connection and for use as an address decoder for memory systems. Protection circuits ensure that 0 V to 5.5 V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC} = 0$ V. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3 V to 5 V systems and two supply systems such as battery backup.

Features

- High Speed: $t_{PD} = 7.6$ ns (Typ) at $V_{CC} = 5$ V
- Low Power Dissipation: $I_{CC} = 4$ μ A (Max.) at $T_A = 25$ °C
- Power Down Protection Provided on All Inputs and Outputs
- Pin and Function Compatible with 74HCT138
- This Device is Pb-Free, Halide Free and is RoHS Compliant

Logic Symbols





Figure 1. Logic Symbols

MARKING DIAGRAMS



TSSOP 16

XXXXXX = Specific Device Code

A = Assembly Location

L = Wafer Lot


Y = Year

W = Work Week

▪ = Pb-Free Package

(Note: Microdot may be in either location)

CONNECTION DIAGRAM



PIN DESCRIPTION

Pin Names	Description
A_0 – A_2	Address Inputs
\bar{E}_1 – \bar{E}_2	Enable Inputs
E_3	Enable Input
\bar{O}_0 – \bar{O}_7	Outputs

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.


74VHCT138A

TRUTH TABLE

Inputs						Outputs							
\bar{E}_1	\bar{E}_2	E_3	A_0	A_1	A_2	\bar{O}_0	\bar{O}_1	\bar{O}_2	\bar{O}_3	\bar{O}_4	\bar{O}_5	\bar{O}_6	\bar{O}_7
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	H	L	L	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	H	H	L	H	H	H	L	H	H	H	H
L	L	H	L	L	H	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	H	L	H	H
L	L	H	L	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 2. Logic Diagram

74VHCT138A

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	−0.5 to +6.5	V
V _{IN}	DC Input Voltage	−0.5 to +6.5	V
V _{OUT}	DC Output Voltage Active Mode (High or Low State) Tristate Mode (Note 1) Power-Off Mode (V _{CC} = 0 V)	−0.5 to V _{CC} + 0.5 −0.5 to +6.5 −0.5 to +6.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Current, Per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
I _{IK}	Input Clamp Current	−20	mA
I _{OK}	Output Clamp Current	−20	mA
T _{STG}	Storage Temperature Range	−65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
T _J	Junction Temperature Under Bias	+150	°C
θ _{JA}	Thermal Resistance (Note 2)	159	°C/W
P _D	Power Dissipation in Still Air at 25 °C	787	mW
MSL	Moisture Sensitivity	Level 1	
F _R	Flammability Rating Oxygen Index: 28 to 34	UL 94 V−0 @ 0.138 in	
V _{ESD}	ESD Withstand Voltage (Note 3) Human Body Model Charged Device Model	2000 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Applicable to devices with outputs that may be tri-stated.
2. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
3. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	5.5	V
V _{IN}	DC Input Voltage (Note 4)	0	5.5	V
V _{OUT}	DC Output Voltage (Note 4) Active Mode (High or Low State) Tristate Mode Power-Off Mode (V _{CC} = 0 V)	0 0 0	V _{CC} 5.5 53.5	V
T _A	Operating Temperature	−40	+85	°C
t _r , t _f	Input Rise and Fall Time V _{CC} = 4.5 V to 5.5 V	0	20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

74VHCT138A

DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25 °C			T _A = -40 °C to 85 °C		Unit
				Min	Typ	Max	Min	Max	
V _{IH}	HIGH Level Input Voltage		4.5–5.5	2.0	–	–	2.0	–	V
V _{IL}	LOW Level Input Voltage		4.5–5.5	–	–	0.8	–	0.8	V
V _{OH}	HIGH Level Output Voltage	V _{IN} = V _{IH} or V _{IL}	4.5	4.4	4.5	–	4.4	–	V
				3.94	–	–	3.80	–	
V _{OL}	LOW Level Output Voltage	V _{IN} = V _{IH} or V _{IL}	4.5	–	0.0	0.1	–	0.1	V
				–	–	0.36	–	0.44	
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0–5.5	–	–	±0.1	–	±1.0	μA
I _{CC}	Quiescent Supply Current	V _{IN} = V _{CC} or GND	5.5	–	–	4.0	–	20.0	μA
I _{CCT}	Maximum I _{CC} / Input	V _{IN} = 3.4 V, All other inputs = V _{CC} or GND	5.5	–	–	1.35	–	1.50	mA
I _{OFF}	Output Leakage Current	V _{OUT} = 5.5 V	0	–	–	0.5	–	5.0	μA

AC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = 25 °C			T _A = -40 °C to 85 °C		Unit
				Min	Typ	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay, A _n to \bar{O}_n	C _L = 15 pF	5.0 ±0.5	–	7.6	10.4	1.0	12.0	ns
		C _L = 50 pF		–	8.1	11.4	1.0	13.0	
t _{PLH} , t _{PHL}	Propagation Delay, E ₃ to \bar{O}_n	C _L = 15 pF	5.0 ±0.5	–	6.6	9.1	1.0	10.5	ns
		C _L = 50 pF		–	7.1	10.1	1.0	11.5	
t _{PLH} , t _{PHL}	Propagation Delay, E ₁ or E ₂ to \bar{O}_n	C _L = 15 pF	5.0 ±0.5	–	7.0	9.6	1.0	11.0	ns
		C _L = 50 pF		–	7.5	10.6	1.0	12.0	
C _{IN}	Input Capacitance	V _{CC} = Open	–	–	4	10	–	10	pF
C _{PD}	Power Dissipation Capacitance	(Note 5)	–	–	49	–	–	–	pF

5. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} • V_{CC} • f_{IN} + I_{CC}.


ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
74VHCT138AMTCX	VHCT 138A	TSSOP 16 (Pb-Free, Halide Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

TSSOP 16
CASE 948AH
ISSUE O

DATE 19 SEP 2008



MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15mm ON D PER SIDE

DOCUMENT NUMBER:	98AON34923E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	TSSOP 16	PAGE 1 OF 1

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales