

# 2 and 4-Channel Low Capacitance ESD Protection Arrays

# CM1224

# **Product Description**

The CM1224 family of diode arrays has been designed to provide ESD protection for electronic components or subsystems requiring minimal capacitive loading. These devices are ideal for protecting systems with high data and clock rates or for circuits requiring low capacitive loading. Each ESD channel consists of a pair of diodes in series which steer the positive or negative ESD current pulse to either the positive ( $V_P$ ) or negative ( $V_N$ ) supply rail. A Zener diode is embedded between  $V_P$  and  $V_N$ , offering two advantages. First, it protects the  $V_{CC}$  rail against ESD strikes, and second, it eliminates the need for a bypass capacitor that would otherwise be needed for absorbing positive ESD strikes to ground. The CM1224 will protect against ESD pulses up to  $\pm 8$  kV per the IEC 61000–4–2 standard.

These devices are particularly well-suited for protecting systems using high-speed ports such as USB 2.0, IEEE1394 (Firewire<sup>®</sup>, iLink ™), Serial ATA, DVI, HDMI and corresponding ports in removable storage, digital camcorders, DVD-RW drives and other applications where extremely low loading capacitance with ESD protection are required.

The CM1224 family of devices has lead-free finishing in a small package footprint.

# **Features**

- Two or Four Channels of ESD Protection
- Provides ESD Protection to IEC61000-4-2 Level 4 ±8 kV Contact Discharge
- Low Channel Input Capacitance of 0.7 pF Typical
- Minimal Capacitance Change with Temperature and Voltage
- Channel Input Capacitance Matching of 0.02 pF Typical is Ideal for Differential Dignals
- Zener Diode Protects Supply Rail and Eliminates the Need for External By-pass Capacitors
- Low Clamping Voltage (V<sub>CLAMP</sub>) at 10 V
- Low Dynamic Resistance ( $R_{DYN}$ ) at 1.08  $\Omega$
- Each I/O Pin Can Withstand Over 1000 ESD Strikes
- Available in SOT and MSOP Lead–free Packages
- These Devices are Pb-Free and are RoHS Compliant

### **Applications**

- USB2.0 Ports at 480 Mbps in desktop PCs, Notebooks and Peripherals
- IEEE1394 Firewire<sup>®</sup> Ports at 400 Mbps / 800 Mbps
- DVI Ports, HDMI Ports in Notebooks, Set Top Boxes, Digital TVs, LCD Displays
- Serial ATA Ports in Desktop PCs and Hard Disk Drives
- PCI Express Ports








SOT-143 SR SUFFIX CASE 318A


SOT23-6 SO SUFFIX CASE 527AJ

MSOP 10 MR SUFFIX CASE 846AE

# **BLOCK DIAGRAM**



## MARKING DIAGRAM



L24x = Specific Device Code

M = Date Code
YY = Year
WW = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

Device	Package	Shipping
CM1224-02SR	SOT143-4 (Pb-Free)	3000/Tape & Reel
CM1224-04SO	SOT23-6 (Pb-Free)	3000/Tape & Reel
CM1224-04MR	MSOP-10 (Pb-Free)	4000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

• General Purpose High-speed Data Line ESD Protection


# **Table 1. PIN DESCRIPTIONS**


	2-Channel, 4-Lead SOT143-4 Package					
Pin Name Type Description						
1	V <sub>N</sub>	GND	Negative voltage supply rail			
2	CH1	I/O	ESD Channel			
3 CH2 I/O ESD Channel						
4	V <sub>P</sub>	PWR	Positive voltage supply rail			


	4-Channel, 6-Lead SOT23-6 Packages					
Pin	Name	Туре	Description			
1	CH1	I/O	ESD Channel			
2	V <sub>N</sub>	GND	Negative voltage supply rail			
3	CH2	I/O	ESD Channel			
4	СНЗ	I/O	ESD Channel			
5	V <sub>P</sub>	PWR	Positive voltage supply rail			
6	CH4	I/O	ESD Channel			

	4-Channel, 10-Lead MSOP-10 Packages				
Pin	Pin Name Type		Description		
1	CH1	I/O	ESD Channel		
2	NC		No Connect		
3	V <sub>P</sub>	PWR	Positive voltage supply rail		
4	CH2	I/O	ESD Channel		
5	NC		No Connect		
6	СНЗ	I/O	ESD Channel		
7	NC		No Connect		
8	V <sub>N</sub>	GND	Negative voltage supply rail		
9	CH4	I/O	ESD Channel		
10	NC		No Connect		

# **PACKAGE / PINOUT DIAGRAMS**







# **SPECIFICATIONS**

# **Table 2. ABSOLUTE MAXIMUM RATINGS**

Parameter	Rating	Units
Operating Supply Voltage (V <sub>P</sub> – V <sub>N</sub> )	6.0	V
Operating Temperature Range	-40 to +85	°C
Storage Temperature Range	-65 to +150	°C
DC Voltage at any Channel Input	(V <sub>N</sub> - 0.5) to (V <sub>P</sub> + 0.5)	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# CM1224

# **Table 3. STANDARD OPERATING CONDITIONS**

Parameter	Rating	Units
Operating Temperature Range	-40 to +85	°C
Package Power Rating SOT23-3, SOT143-4, SOT23-5 and SOT23-6 Packages MSOP-10 Package	225 400	mW

# Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note1)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>P</sub>	Operating Supply Voltage (V <sub>P</sub> -V <sub>N</sub> )			3.3	5.5	V
Ι <sub>P</sub>	Operating Supply Current	$(V_P - V_N) = 3.3 \text{ V}$			8.0	μΑ
V <sub>F</sub>	Diode Forward Voltage Top Diode Bottom Diode	I <sub>F</sub> = 8 mA; T <sub>A</sub> = 25°C	0.6 0.6	0.8 0.8	0.95 0.95	V
I <sub>LEAK</sub>	Channel Leakage Current	T <sub>A</sub> = 25°C; V <sub>P</sub> = 5 V, V <sub>N</sub> = 0 V		±0.1	±1.0	μΑ
C <sub>IN</sub>	Channel Input Capacitance	At 1 MHz, V <sub>P</sub> = 3.3 V, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 1.65 V	0.6	0.7	0.8	pF
$\Delta C_{IN}$	Channel Input Capacitance Matching	At 1 MHz, V <sub>P</sub> = 3.3 V, V <sub>N</sub> = 0 V, V <sub>IN</sub> = 1.65 V		0.02		pF
V <sub>ESD</sub>	ESD Protection – Peak Discharge Voltage at any channel input, in system Contact discharge per IEC 61000-4-2 standard	T <sub>A</sub> = 25°C (Notes 2 and 3)	±8			kV
V <sub>CL</sub>	Channel Clamp Voltage Positive Transients Negative Transients	$T_A = 25^{\circ}C$ , $I_{PP} = 1A$ , $t_P = 8/20 \ \mu S$ ; (Note 3)		+10 -1.8		V
R <sub>DYN</sub>	Dynamic Resistance Positive Transients Negative Transients	$I_{PP}$ = 1A, $t_P$ = 8/20 μS Any I/O pin to Ground; (Note 3)		1.08 0.66		Ω

All parameters specified at T<sub>A</sub> = -40°C to +85°C unless otherwise noted.
 Standard IEC 61000-4-2 with C<sub>Discharge</sub> = 150 pF, R<sub>Discharge</sub> = 330 Ω, V<sub>P</sub> = 3.3 V, V<sub>N</sub> grounded.
 These measurements performed with no external capacitor on V<sub>P</sub> (V<sub>P</sub> floating).

# CM1224


# PERFORMANCE INFORMATION

# **Input Channel Capacitance Performance Curves**



# Typical Variation of C<sub>IN</sub> vs. V<sub>IN</sub>

(f=1MHz, V\_P = 3.3V, V\_N = 0V, 0.1  $\mu F$  chip capacitor between V\_P and V\_N, 25°C)



# Typical Variation of C<sub>IN</sub> vs. Temp

(f=1MHz,  $V_{IN}$ =30mV,  $V_P$  = 3.3V,  $V_N$  = 0V, 0.1  $\mu$ F chip capacitor between  $V_P$  and  $V_N$ )

# PERFORMANCE INFORMATION (CONT'D)

Typical Filter Performance (nominal conditions unless specified otherwise, 50 Ohm Environment)




Figure 1. Insertion Loss (S21) vs. Frequency (0 V DC Bias,  $V_P$  = 3.3 V)




Figure 2. Insertion Loss (S21) vs. Frequency (2.5 V DC Bias, V<sub>P</sub> = 3.3 V)

## **APPLICATION INFORMATION**

# **Design Considerations**

To realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize parasitic series inductances on the Supply/ Ground rails as well as the signal trace segment between the signal input (typically a connector) and the ESD protection device. Figure 3 illustrates an example of a positive ESD pulse striking an input channel. The parasitic series inductance back to the power supply is represented by  $L_1$  and  $L_2$ . The voltage  $V_{CL}$  on the line being protected is:

$$V_{CL}$$
 = Fwd voltage drop of  $D_1 + V_{SUPPLY} + L_1 \times d(I_{ESD}) / dt + L_2 \times d(I_{ESD}) / dt$ 

where I<sub>ESD</sub> is the ESD current pulse, and V<sub>SUPPLY</sub> is the positive supply voltage.

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge per the IEC61000-4-2 standard results in a current pulse that rises from 0 to 30 Amps in 1ns. Here  $d(I_{ESD})/dt$  can be approximated by  $\Delta I_{ESD}/\Delta t$ , or  $30/(1x10^{-9})$ . So just 10 nH of series inductance (L<sub>1</sub> and L<sub>2</sub> combined) will lead to a 300 V increment in  $V_{CL}$ !

Similarly for negative ESD pulses, parasitic series inductance from the  $V_N$  pin to the ground rail will lead to drastically increased negative voltage on the line being protected.

The CM1224 has an integrated Zener diode between  $V_P$  and  $V_N$ . This greatly reduces the effect of supply rail inductance  $L_2$  on  $V_{CL}$  by clamping  $V_P$  at the breakdown voltage of the Zener diode. However, for the lowest possible  $V_{CL}$ , especially when  $V_P$  is biased at a voltage significantly below the Zener breakdown voltage, it is recommended that a 0.22  $\mu F$  ceramic chip capacitor be connected between  $V_P$  and the ground plane.

As a general rule, the ESD Protection Array should be located as close as possible to the point of entry of expected electrostatic discharges. The power supply bypass capacitor mentioned earlier should be as close to the  $V_P$  pin of the Protection Array as possible, with minimum PCB trace lengths to the power supply, ground planes and between the signal input and the ESD device to minimize stray series inductance.

#### **Additional Information**

See also ON Semiconductor Application Note "Design Considerations for ESD Protection".




Figure 3. Application of Positive ESD Pulse between Input Channel and Ground

# CM1224

# **MECHANICAL DETAILS**


The CM1224 is available in SOT143-4, SOT23-6 and MSOP-10 packages with lead-free finishing. The various package drawings are presented below.

# SOT143-4, SOT23-6 and MSOP-10 Mechanical Specifications

The CM1224-02SR devices are supplied in 4-pin SOT143 packages, the CM1224-04SO devices are packaged in 6-pin SOT23 and the CM1224-04MR in 10-lead MSOP packages. Dimensions are presented below.

**Table 5. TAPE AND REEL SPECIFICATIONS** 


Part Number	Chip Size (mm)	Pocket Size (mm) B <sub>0</sub> X A <sub>0</sub> X K <sub>0</sub>	Tape Width W	Reel Diameter	Qty per Reel	P <sub>0</sub>	P <sub>1</sub>
CM1224-02SR	2.92 X 2.37 X 1.01	2.60 X 3.15 X1.20	8 mm	178 mm (7")	3000	4 mm	4 mm
CM1224-04SO	2.90 X 2.80 X 1.45	3.20 X 3.20 X1.40	8 mm	178 mm (7")	3000	4 mm	4 mm
CM1224-04MR	3.00 X 3.00 X 0.85	3.30 X 5.30 X1.30	12 mm	330 mm (13")	4000	4 mm	8 mm







SOT-143 CASE 318A-06 **ISSUE U** 

**DATE 07 SEP 2011** 








#### NOTES:

- OLES.

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIM-UM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, AND GATE BURRS SHALL NOT EXCEED 0.25 PER SIDE. DI-MENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
  5. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
  6. DATUMS A AND B ARE DETERMINED AT DATUM H.

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.12			
A1	0.01	0.15			
b	0.30	0.51			
b1	0.76	0.94			
С	0.08	0.20			
D	2.80	3.05			
Е	2.10	2.64			
E1	1.20	1.40			
е	1.92 BSC				
e1	0.20	0.20 BSC			
L	0.35	0.35 0.70			
L2	0.25	BSC			

# **RECOMMENDED SOLDERING FOOTPRINT**



₹ 1.8	92-
4X 0.75	<b>ф</b> Т
0.75 - +	−  —
	$\qquad \qquad $
0.20	
0.96	→ 3X ← 0.54
	NOIGNO MULIMETER

# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code

= Date Code

= Pb-Free Package


(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.


STYLE 1:	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:	STYLE 6:
PIN 1. COLLECTOR	PIN 1. SOURCE	PIN 1. GROUND	PIN 1. OUTPUT	PIN 1. SOURCE	PIN 1. GND
2. EMITTER	2. DRAIN	2. SOURCE	<ol><li>GROUND</li></ol>	2. DRAIN	2. RF IN
3. EMITTER	3. GATE 1	3. INPUT	<ol><li>GROUND</li></ol>	<ol><li>GATE 1</li></ol>	3. VREG
4. BASE	4. GATE 2	4. OUTPUT	4. INPUT	<ol><li>SOURCE</li></ol>	4. RF OUT
STYLE 7:	STYLE 8:	STYLE 9:	STYLE 10:	STYLE 11:	
PIN 1. SOURCE	PIN 1. SOURCE	PIN 1. GND	PIN 1. DRAIN	PIN 1. SOURCE	
2. GATE	2. GATE	2. IOUT	2. N/C	2. GATE 1	
3. DRAIN	3. DRAIN	3. VCC	<ol><li>SOURCE</li></ol>	3. GATE 2	
4. SOURCE	4. N/C	4. VREF	4. GATE	4. DRAIN	


DOCUMENT NUMBER:	98ASB42227B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-143		PAGE 1 OF 1	


ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




**DATE 29 FEB 2012** 









- ASIES.


  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.

  3. DATUM C IS THE SEATING PLANE.

	MILLIMETERS		
DIM	MIN	MAX	
Α		1.45	
A1	0.00	0.15	
A2	0.90	1.30	
b	0.20	0.50	
C	0.08	0.26	
D	2.70	3.00	
Е	2.50	3.10	
E1	1.30	1.80	
е	0.95 BSC		
L	0.20	0.60	
L2	0.25 BSC		

# **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code


Μ = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " •", may or may not be present.

## **RECOMMENDED** SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98AON34321E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23, 6 LEAD		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.






MSOP10, 3x3 CASE 846AE **ISSUE A** 


**DATE 20 JUN 2017** 







# RECOMMENDED **SOLDERING FOOTPRINT\***



**DIMENSIONS: MILLIMETERS** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### NOTES:

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSIONS: MILLIMETERS.
  DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION.
  ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN
- ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.10 MM IN EXCESS OF MAXIMUM MATERIAL CONDITION.
  DIMENSION D DOES NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS. MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15
  MM PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR
  PROTRUSION SHALL NOT EXCEED 0.25 MM PER SIDE.
  DIMENSIONS DANDE ARE DETERMINED AT DATUME.
- DIMENSIONS D AND E ARE DETERMINED AT DATUM F. DATUMS A AND B TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α			1.10	
A1	0.00	0.05	0.15	
A2	0.75	0.85	0.95	
b	0.17		0.27	
С	0.13		0.23	
D	2.90	3.00	3.10	
E	4.75	4.90	5.05	
E1	2.90	3.00	3.10	
е	0.50 BSC			
L	0.40	0.70	0.80	
L1	0.95 REF			
L2	0.25 BSC			
θ	0°		8°	

# **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present and may be in either location. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON34098E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	MSOP10, 3X3		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales