MOSFET – N-Channel, SUPERFET®

600 V, 7 A, 600 mΩ

FCPF7N60, FCP7N60

V_{DS}	$R_{DS(on)}$ MAX	I_D MAX
600 V	600 mΩ @ 10 V	7 A*

*Drain current limited by maximum junction temperature.



N–Channel



TO–220 Fullpack, 3–Lead
/ TO–220F–3SG
CASE 221AT



TO–220–3LD
CASE 340AT

Description

SUPERFET MOSFET is **onsemi**'s first generation of high voltage super–junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on–resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently, SUPERFET MOSFET is very suitable for the switching power applications such as PFC, server/telecom power, FPD TV power, ATX power and industrial power applications.

Features

- 650 V @ T_J = 150°C
- $R_{DS(on)}$ = 530 mΩ (Typ.)
- Ultra Low Gate Charge (Typ. Q_g = 23 nC)
- Low Effective Output Capacitance (Typ. $C_{oss(eff.)}$ = 60 pF)
- 100% Avalanche Tested
- These Devices are Pb–Free and are RoHS Compliant

Applications

- LCD/LED/PDP TV
- Solar Inverter
- AC–DC Power Supply

MARKING DIAGRAM



FCP(F)7N60	= Specific Device Code
A	= Assembly Location
YWW	= Date Code (Year & Week)
ZZ	= Assembly Lot

ORDERING INFORMATION

Device	Package	Shipping
FCPF7N60	TO–220–3 FullPak	1000 Units / Tube
FCP7N60	TO–220–3	1000 Units / Tube

MOSFET MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Symbol	Parameter		FCP7N60	FCPF7N60	Unit
V_{DSS}	Drain−Source Voltage		600		V
I_D	Drain Current	− Continuous (T_C = 25°C)	7	7*	A
		− Continuous (T_C = 100°C)	4.4	4.4*	
I_{DM}	Drain Current	− Pulsed (Note 1)	21	21*	A
V_{GSS}	Gate−Source Voltage		±30		V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)		230		mJ
I_{AR}	Avalanche Current (Note 1)		7		A
E_{AR}	Repetitive Avalanche Energy (Note 1)		8.3		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5		V/ns
P_D	Power Dissipation	(T_C = 25°C)	83	31	W
		− Derate Above 25°C	0.67	0.25	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range		−55 to +150		°C
T_L	Maximum Lead Temperature for Soldering, 1/8” from Case for 5 Seconds		300		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
*Drain current limited by maximum junction temperature.
1. Repetitive rating: pulse−width limited by maximum junction temperature.
2. I_{AS} = 3.5 A, V_{DD} = 50 V, R_G = 25 Ω, starting T_J = 25°C.
3. I_{SD} ≤ 7 A, di/dt ≤ 200 A/μs, V_{DD} ≤ BV_{DSS}, starting T_J = 25°C.

THERMAL CHARACTERISTICS

Symbol	Parameter	FCP7N60	FCPF7N60	Unit
$R_{\theta JC}$	Thermal Resistance, Junction−to−Case, Max.	1.5	4.0	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction−to−Ambient, Max.	62.5	62.5	

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
BV_{DSS}	Drain−Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA, T_J = 25°C	600	–	–	V
		V_{GS} = 0 V, I_D = 250 μA, T_J = 150°C	–	650	–	V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	–	0.6	–	V/°C
BV_{DS}	Drain−Source Avalanche Breakdown Voltage	V_{GS} = 0 V, I_D = 7 A	–	700	–	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 600 V, V_{GS} = 0 V	–	–	1	μA
		V_{DS} = 480 V, T_C = 125°C	–	–	10	
I_{GSSF}	Gate−Body Leakage Current, Forward	V_{GS} = 30 V, V_{DS} = 0 V	–	–	100	nA
I_{GSSR}	Gate−Body Leakage Current, Reverse	V_{GS} = −30 V, V_{DS} = 0 V	–	–	−100	nA
ON CHARACTERISTICS						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	3.0	–	5.0	V
$R_{DS(on)}$	Static Drain−Source On−Resistance	V_{GS} = 10 V, I_D = 3.5 A	–	0.53	0.6	Ω
g_{FS}	Forward Transconductance	V_{DS} = 40 V, I_D = 3.5 A	–	6	–	S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1 MHz	–	710	920	pF
C_{oss}	Output Capacitance		–	380	500	pF
C_{rss}	Reverse Transfer Capacitance		–	34	–	pF
C_{oss}	Output Capacitance	V_{DS} = 480 V, V_{GS} = 0 V, f = 1 MHz	–	22	29	pF
$C_{oss(eff.)}$	Effective Output Capacitance	V_{DS} = 0 V to 400 V, V_{GS} = 0 V	–	60	–	pF
SWITCHING CHARACTERISTICS						
$t_{d(on)}$	Turn−On Delay Time	V_{DD} = 300 V, I_D = 7 A, V_{GS} = 10 V, R_G = 25 Ω (Note 4)	–	35	80	ns
t_r	Turn−On Rise Time		–	55	120	ns
$t_{d(off)}$	Turn−Off Delay Time		–	75	160	ns
t_f	Turn−Off Fall Time		–	32	75	ns
Q_g	Total Gate Charge	V_{DS} = 480 V, I_D = 7 A, V_{GS} = 10 V (Note 4)	–	23	30	nC
Q_{gs}	Gate−Source Charge		–	4.2	5.5	nC
Q_{gd}	Gate−Drain Charge		–	11.5	–	nC
DRAIN−SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain−Source Diode Forward Current		–	–	7	A
I_{SM}	Maximum Pulsed Drain−Source Diode Forward Current		–	–	21	A
V_{SD}	Drain−Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 7 A	–	–	1.4	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_S = 7 A, dI_F/dt = 100 A/μs	–	360	–	ns
Q_{rr}	Reverse Recovery Charge		–	4.5	–	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Essentially independent of operating temperature typical characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS



Figure 1. On−Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On−Resistance Variation vs. Drain Current and Gate voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. On−Resistance Variation vs. Temperature



Figure 9. Maximum Safe Operating Area for FCP7N60



Figure 10. Maximum Safe Operating Area for FCPF7N60



Figure 11. Maximum Drain Current vs. Case Temperature

TYPICAL PERFORMANCE CHARACTERISTICS (continued)



Figure 12. Transient Thermal Response Curve for FCP7N60



Figure 13. Transient Thermal Response Curve for FCPF7N60



Figure 14. Gate Charge Test Circuit & Waveform



Figure 15. Resistive Switching Test Circuit & Waveforms



Figure 16. Unclamped Inductive Switching Test Circuit & Waveforms



Figure 17. Peak Diode Recovery dv/dt Test Circuit & Waveforms

TO−220 Fullpack, 3−Lead / TO−220F−3SG
CASE 221AT
ISSUE B

DATE 19 JAN 2021



Scale 1:1







DIM	MILLIMITERS		
	MIN	NOM	MAX
A	4.50	4.70	4.90
A1	2.56	2.76	2.96
A2	2.34	2.54	2.74
b	0.70	0.80	0.90
b2	~	~	1.47
c	0.45	0.50	0.60
D	15.67	15.87	16.07
D1	15.60	15.80	16.00
E	9.96	10.16	10.36
e	2.34	2.54	2.74
F	~	0.84	~
H1	6.48	6.68	6.88
L	12.78	12.98	13.18
L1	3.03	3.23	3.43
ø P	2.98	3.18	3.38
ø P1	~	1.00	~
Q	3.20	3.30	3.40

NOTES:
A. DIMENSION AND TOLERANCE AS ASME Y14.5-2009
B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR PROTRUCSIONS.
C. OPTION 1 - WITH SUPPORT PIN HOLE
OPTION 2 - NO SUPPORT PIN HOLE

DOCUMENT NUMBER:	**98AON67439E**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**TO−220 FULLPACK, 3−LEAD / TO−220F−3SG**		**PAGE 1 OF 1**



TO−220−3LD
CASE 340AT
ISSUE B

DATE 08 AUG 2022

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	4.00	--	4.70
A1	SEE NOTE "F"		
A2	2.10	--	2.85
b	0.55	--	1.00
b2	1.10	--	1.62
b4	1.42	--	1.62
c	0.36	--	0.60
D	13.90	--	16.30
D1	8.13	--	9.40
D2	11.50	--	14.30
D3	15.42	--	16.51
E	9.65	--	10.67
E1	7.59	--	8.65
e	2.40	--	2.67
H1	6.06	--	6.69
L	12.70	--	14.04
L1	2.70	--	4.10
P	3.50	--	4.00
Q	2.50	--	3.40
z	2.13 REF		
z1	2.06 REF		
Θ	3°	–	5°







GENERIC MARKING DIAGRAM*

XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

NOTES:
A) REFERENCE JEDEC, TO-220, VARIATION AB
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS COMMON TO ALL PACKAGE SUPPLIERS EXCEPT WHERE NOTED [ ].
D) LOCATION OF MOLDED FEATURE MAY VARY (LOWER LEFT CORNER, LOWER CENTER AND CENTER OF THE PACKAGE)
E) DOES NOT COMPLY JEDEC STANDARD VALUE.
F) "A1" DIMENSIONS AS BELOW:
SINGLE GAUGE = 0.51 - 0.61
DUAL GAUGE = 1.10 - 1.45
G) PRESENCE IS SUPPLIER DEPENDENT
H) SUPPLIER DEPENDENT MOLD LOCKING HOLES IN HEATSINK.

DOCUMENT NUMBER:	**98AON13818G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**TO−220−3LD**	**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales