

# MOSFET – Dual P-Channel, 1.8 V Specified, POWERTRENCH®

-12 V, -2.5 A

## **FDC6318P**

#### **General Description**

These P-Channel 1.8 V specified MOSFETs are produced using **onsemi**'s advanced POWERTRENCH process that has been especially tailored to minimize on-state resistance and yet maintain low gate charge for superior switching performance.

#### **Features**

- -2.5 A, -12 V
  - $R_{DS(on)} = 90 \text{ m}\Omega$  at  $V_{GS} = -4.5 \text{ V}$
  - $R_{DS(on)} = 125 \text{ m}\Omega \text{ at } V_{GS} = -2.5 \text{ V}$
  - $R_{DS(on)} = 200 \text{ m}\Omega$  at  $V_{GS} = -1.8 \text{ V}$
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- SUPERSOT<sup>™</sup> -6 Package: Small Footprint (72% smaller than Standard SO-8) Low Profile (1 mm thick)
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- Power Management
- Load Switch

#### MOSFET MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Pai	rameter	Ratings	Units
$V_{DSS}$	Drain-Source Volta	-12	V	
V <sub>GSS</sub>	Gate-Source Voltag	±8	V	
I <sub>D</sub>	Drain Current	Continuous (Note 1a)	-2.5	Α
		Pulsed	-7	
$P_{D}$	Power	(Note 1a)	0.96	W
	Dissipation for Single Operation	(Note 1b)	0.9	
	g	(Note 1c)	0.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Store Temperature Range	perating and Storage Junction emperature Range		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Units
Reja	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	°C/W
Rejc	Thermal Resistance, Junction-to-Case (Note 1)	60	°C/W

V <sub>DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
-12 V	90 mΩ @ -4.5 V	-2.5 A
	125 mΩ @ –2.5 V	
	200 mΩ @ –1.8 V	



TSOT23 6-Lead SUPERSOT™-6 CASE 419BL

#### **MARKING DIAGRAM**




318 = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### **PINOUT**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
FF CHARA	ACTERISTICS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-12			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		-2.9		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V			-1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage, Forward	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
N CHARA	CTERISTICS (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.4	-0.7	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		2.3		mV/°C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -2.5 \text{ A}$		69	90	mΩ
. ,		$V_{GS} = -2.5 \text{ V}, I_D = -2 \text{ A}$		93	125	
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -1.6 A		135	200	
		$V_{GS} = -4.5 \text{ V}, I_D = -2.5 \text{ A}, T_J = 125^{\circ}\text{C}$		85	120	
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -4.5 V, V <sub>DS</sub> = -5 V	-6			Α
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_D = -2.5 \text{ A}$		8		S
DYNAMIC (	CHARACTERISTICS		•			
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -6 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		455		pF
C <sub>oss</sub>	Output Capacitance	7		194		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			134		pF
WITCHING	CHARACTERISTICS (Note 2)		•			
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -6 \text{ V}, I_D = -1 \text{ A},$		9	18	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		14	25	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	7		21	34	ns
t <sub>f</sub>	Turn-Off Fall Time	7		17	31	ns
Qg	Total Gate Charge	$V_{DS} = -6 \text{ V}, I_D = -2.5 \text{ A}, V_{GS} = -4.5 \text{ V}$		5.4	8	nC
Q <sub>gs</sub>	Gate to Source Gate Charge			1.1		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			1.3		nC
	JRCE DIODE CHARACTERISTICS AND	MAXIMUM RATINGS			•	
I <sub>S</sub>	Maximum Continuous Drain-Source Did	ode Forward Current			-0.8	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	Vac = 0.V. Ia = 0.8 A (Note 2)		-0.7	-1.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>1.</sup>  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a. 130°C/W when mounted on a 0.125 in<sup>2</sup> pad of 2 oz. copper



b. 140°C/W when mounted on a .004 in² pad of 2 oz. copper



2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0 %.

#### **FDC6318P**

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On–Resistance variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

#### **FDC6318P**

#### TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area





Figure 10. Single Pulse Maximum Power Dissipation



Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

Figure 11. Transient Thermal Response Curve

#### **FDC6318P**

#### **ORDERING INFORMATION**

Device	Device Marking	Package Type	Shipping <sup>†</sup>
FDC6318P	318	TSOT-23-6 (Pb-Free, Halide Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



0.20 C

// 0.10 C

0.10 C



PIN 1 **IDENTIFIER** 

#### TSOT23 6-Lead CASE 419BL **ISSUE A**

-[A]

F1

-b

A2

C

GAGE PLANE

SEATING PLANE

A1-

e1 TOP VIEW

FRONT VIEW

**DETAIL A** 

В


0.20 C

**DATE 31 AUG 2020** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM L




DIM	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	0.05	0.10	
A2	0.70	0.85	1.00	
А3	0.25 BSC			
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.80	2.95	3.10	
d		0.30 RE	=	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.95 BSC			
e1	1.90 BSC			
L1	0.60 REF			
L2	0.20	0.40	0.60	
θ	0°		10°	

MILLIMETERS



SIDE VIEW



### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.





XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales