

# MOSFET – Dual, N-Channel, Shielded Gate, POWERTRENCH®

100 V, 1.2 A, 350 mΩ

## **FDC8602**

## **General Description**

This N-Channel MOSFET is produced using **onsemi**'s advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized for R<sub>DS(on)</sub>, switching performance and ruggedness.

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $R_{DS(on)} = 350 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 1.2 \text{ A}$
- Max  $R_{DS(on)} = 575 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 0.9 \text{ A}$
- High Performance Trench Technology for Extremely Low R<sub>DS(on)</sub>
- High Power and Current Handling Capability in a Widely Used Surface Mount Package
- Fast Switching Speed
- 100% UIL Tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- Load Switch
- Synchronous Rectifier

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain to Source Voltage	100	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current: Continuous (Note 1a) Pulsed	1.2 5	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	1.5	mJ
P <sub>D</sub>	Power Dissipation: (Note 1a) (Note 1b)	0.96 0.69	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to +150	ô

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1

V <sub>DS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
100 V	350 mΩ @ 10 V	1.2 A
	575 mΩ @ 6 V	




TSOT23 6-Lead (SUPERSOT™-6) CASE 419BL

## **MARKING DIAGRAM**



862 = Specific Device Code M = Date Code

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>	
FDC8602	TSOT23 6-Lead (Pb-Free)	3000 / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

## THERMAL CHARACTERISTICS

Symbol	ymbol Parameter		Unit
$R_{ heta JC}$	R <sub>θJC</sub> Thermal Resistance, Junction to Case		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	130	

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS		•		•	
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	_	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	_	73	=	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	_	-	1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V	_	-	±100	nA
ON CHARAC	CTERISTICS					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250 μA	2	3.2	4	V
$\Delta V_{GS(th)} / \Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	-8	-	mV/°C
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.2 A	_	285	350	mΩ
		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 0.9 A	_	409	575	1
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.2 A, T <sub>J</sub> = 125°C	_	489	600	1
9FS	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1.2 A	<b>1</b> –	1.3	_	S
OYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	53	70	pF
C <sub>oss</sub>	Output Capacitance		_	17	25	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		_	0.8	5	pF
R <sub>g</sub>	Gate Resistance		_	1.6	_	Ω
SWITCHING	CHARACTERISTICS		•		-	•
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 50 \text{ V}, I_D = 1.2 \text{ A}, V_{GS} = 10 \text{ V},$	-	3.5	10	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	_	1.7	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		_	5.4	11	ns
t <sub>f</sub>	Fall Time		_	2.3	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V, V <sub>DD</sub> = 50 V, I <sub>D</sub> = 1.2 A	-	1.2	2	nC
		$V_{GS} = 0 \text{ V to 5 V, } V_{DD} = 50 \text{ V,}$ $I_D = 1.2 \text{ A}$	_	0.6	1	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 1.2 A	_	0.4	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 1.2 A	_	0.4	_	nC
DRAIN-SOU	RCE DIODE CHARACTERISTICS	•	-	-	-	-
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.2 A (Note 2)	_	0.86	1.3	V
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 1.2 A, di/dt = 100 A/μs	_	27	43	ns
		<u></u>		1		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:

1.  $R_{\theta JA}$  is the sum of the junction–to–case and case–to–ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $130^{\circ}\text{C/W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.





b) 180°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%. 3. Starting T<sub>J</sub> = 25°C; N-ch: L = 3 mH, I<sub>AS</sub> = 1 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V.

#### **TYPICAL CHARACTERISTICS**

(T<sub>J</sub> = 25°C unless otherwise noted)





S

Figure 1. On Region Characteristics

Figure 2. Normalized On–Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

## TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source

Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

## TYPICAL CHARACTERISTICS (continued)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 12. Junction-to-Ambient Transient Thermal Response Curve

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.

SUPERSOT is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



0.20 C

// 0.10 C

0.10 C



PIN 1 **IDENTIFIER** 

#### TSOT23 6-Lead CASE 419BL **ISSUE A**

-[A]

F1

-b

A2

C

GAGE PLANE

SEATING PLANE

A1-

e1 TOP VIEW

FRONT VIEW

**DETAIL A** 

В


0.20 C

**DATE 31 AUG 2020** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.25MM PER END. DIMENSIONS D AND E1 ARE DETERMINED AT DATUM H.
- 4. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

DIM L




DIM	MIN.	NOM.	MAX.	
Α	0.90	1.00	1.10	
A1	0.00	0.05	0.10	
A2	0.70	0.85	1.00	
А3	0.25 BSC			
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.80	2.95	3.10	
d	0.30 REF			
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.95 BSC			
e1	1.90 BSC			
L1	0.60 REF			
L2	0.20	0.40	0.60	
θ	0°		10°	

MILLIMETERS



SIDE VIEW



## LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.





XXX = Specific Device Code

= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON83292G	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSOT23 6-Lead		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales