30 V P-Channel POWERTRENCH® MOSFET

General Description

This P-Channel MOSFET is a rugged gate version of ON Semiconductor's advanced POWERTRENCH process. It has been optimized for power management applications requiring a wide range of gave drive voltage ratings (4.5 V - 25 V).


Features


- -40 A, -30 V
 - $R_{DS(ON)} = 20 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$
 - $R_{DS(ON)} = 30 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- Fast Switching Speed
- High Performance Trench Technology for Extremely Low R_{DS(ON)}
- High Power and Current Handling Capability
- Qualified to AEC Q101
- This Device is Pb-Free and are RoHS Compliant



ON Semiconductor®


www.onsemi.com





DPAK3 (TO-252 3 LD) CASE 369AS

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code

&3 = Numeric Date Code

kK = Lot Code

FDD6685 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C, Unless otherwise noted)

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain-Source Voltage	Drain-Source Voltage		V
V_{GSS}	Gate-Source Voltage		±25	V
I _D	Continuous Drain Current	@T _C = 25°C (Note 5)	-40	Α
		@T _A = 25°C (Note 3a)	-11	
		Pulsed, PW ≤ 100 μs (Note 3b)	-100	
P_{D}	Power Dissipation for Single Operation	(Note 3)	52	W
		(Note 3a)	3.8	
		(Note 3b)	1.6	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +175	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction-to-Case (Note 3)	2.9	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction-to-Ambient (Note 3a)	40	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction-to-Ambient (Note 3b)	96	°C/W

^{1.} This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at http://www.aecouncil.com/

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Device	Reel Size	Tape Width	Quantity
FDD6685	FDD6685	13"	16 mm	2500 Units

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
DRAIN-SOUR	CE AVALANCHE RATINGS (NOTE 4)	•				
E _{AS}	Single Pulse Drain-Source Avalanche Energy	I _D = -11 A		42		mJ
I _{AS}	Maximum Drain-Source Avalanche Current			-11		Α
OFF CHARACT	TERISTICS	•				
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C		-24		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -24 V, V _{GS} = 0 V			-1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 25V, V_{DS} = 0 V$			±100	nA
ON CHARACT	ERISTICS					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.8	-3	V
$\Delta V_{GS(th)} / \Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	I_D = -250 μ A, Referenced to 25°C		5		mV/°C
R _{DS(on)}	Static Drain-Source	$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}$		14	20	mΩ
	On-Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -9 \text{ A}$		21 20	30	
		$V_{GS} = -10 \text{ V}, I_D = -11 \text{ A}, T_J = 125^{\circ}\text{C}$				

^{2.} All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.

FI FCTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
ON CHARACT	TERISTICS					
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	-20			Α
9FS	Forward Transconductance	V _{DS} = -5 V, I _D = -11 A		26		S
DYNAMIC CH	ARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = -15 V, V _{GS} = 0 V, f = 1.0 MHz		1715		pF
C _{oss}	Output Capacitance	VDS = 13 V, VGS = 0 V, 1 = 1.0 W112		440		pF
C _{rss}	Reverse Transfer Capacitance			225		pF
R_{G}	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz		3.6		Ω
SWITCHING C	CHARACTERISTICS	•				
t _{d(on)}	Turn-On Delay Time	V _{DD} = -15 V, I _D = -1 A, V _{GS} = -10 V,		17	31	ns
t _r	Turn-On Rise Time	$R_{GEN} = 6 \Omega$		11	21	ns
t _{d(off)}	Turn-Off Delay Time			43	68	ns
t _f	Turn-Off Fall Time			21	34	ns
Qg	Total Gate Charge	$V_{DS} = -15V$, $I_{D} = -11$ A, $V_{GS} = -5$ V		17	24	nC
Q _{gs}	Gate-Source Charge			9		nC
Q _{gd}	Gate-Drain Charge			4		nC
DRAIN-SOUR	CE DIODE CHARACTERISTICS AND M	AXIMUM RATINGS				
V_{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -3.2 A (Note 4)		-0.8	-1.2	V
Trr	Diode Reverse Recovery Time	IF = -11 A,		26		ns
Qrr	Diode Reverse Recovery Charge	diF/dt = 100 A/μs		13		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



4. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

5. Maximum current is calculated as: $\overline{R}_{DS(ON)}$

where P_D is maximum power dissipation at T_C = 25°C and $R_{DS(on)}$ is at $T_{J(max)}$ and V_{GS} = 10 V. 6. Starting T_J = 25°C, L = 0.69 mH, I_{AS} = -11 A

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On–Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage





Figure 5. Transfer Charactersistics



-V_{SD}, Body Diode Forward Voltage [V]

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

TYPICAL CHARACTERISTICS (continued)




Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Minimum Power Dissipation





Figure 11. Transient Thermal Response Curve

- NOTES:
- 7. Thermal characterization performed using the conditions described in Note 3b.
- 8. Transient thermal response will change depending on the circuit board design.

POWERTRENCH registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





DPAK3 6.10x6.54x2.29, 4.57P CASE 369AS **ISSUE B**

DATE 20 DEC 2023



- NOTES: UNLESS OTHERWISE SPECIFIED


 A) THIS PACKAGE CONFORMS TO JEDEC, TO-252, ISSUE F, VARIATION AA.

 B) ALL DIMENSIONS ARE IN MILLIMETERS.

 C) DIMENSIONING AND TOLERANCING PER


 - מו
 - A
 - F)


 - DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-2018.
 SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 FOR DIGDE PRODUCTS, L4 IS 0.25 MM MAX PLASTIC BODY
 STUB WITHOUT CENTER LEAD.
 DIMENSIONS ARE EXCLUSIVE OF BURRS,
 MOLD FLASH AND TIE BAR EXTRUSIONS.
 LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD
 T0228P991X239-3N.



MIN. NDM. MAX. A 2.18 2.29 2.39 A1 0.00 - 0.127 b 0.64 0.77 0.89 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 c 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02 θ 0° 10°	DIM	HILLINE ILKS				
A1 0.00 - 0.127 b 0.64 0.77 0.89 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 c 0.45 0.53 0.61 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	Din	MIN.	N□M.	MAX.		
b 0.64 0.77 0.89 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 c 0.45 0.53 0.61 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	Α	2.18	2.29	2.39		
0.76 0.95 1.14 0.3 5.21 5.34 5.46 0.45 0.53 0.61 0.2 0.45 0.52 0.58 0.597 6.10 6.22 0.1 5.21 0.35 6.54 6.73 0.1 4.32 0.286 BSC 0.4 4.572 BSC 0.4 1.59 1.78 0.89 1.08 1.27 0.4 0.51 BSC 0.89 1.08 1.27 0.4 0.51 BSC 0.89 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.08 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.27 0.8 1.28 1.28 0.8 1.28 1.27 0.8 1.28 1.28	A1	0.00	-	0.127		
5.21 5.34 5.46 c	b	0.64	0.77	0.89		
C 0.45 0.53 0.61 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	b2	0.76	0.95	1.14		
C2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	b3	5.21	5.34	5.46		
D 5.97 6.10 6.22 D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	C	0.45	0.53	0.61		
D1 5.21 E 6.35 6.54 6.73 E1 4.32 e 2.286 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	c2	0.45	0.52	0.58		
E 6.35 6.54 6.73 E1 4.32 e 2.≥86 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	D	5.97	6.10	6.22		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	D1	5.21				
e 2.≥86 BSC e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	Ε	6.35	6.54	6.73		
e1 4.572 BSC H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	E1	4.32				
H 9.40 9.91 10.41 L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BS ∪ L3 0.89 1.08 1.27 L4 1.02	е	2.286 BSC				
L 1.40 1.59 1.78 L1 2.90 REF L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	e1	4.572 BSC				
L1	Н	9.40	9.91	10.41		
L2 0.51 BSC L3 0.89 1.08 1.27 L4 1.02	L	1.40	1.59	1.78		
L3 0.89 1.08 1.27 L4 1.02	L1	2.90 REF				
L4 1.02	L2	0.51 BSC				
	L3	0.89	1.08	1.27		
θ 0° 10°	L4			1.02		
	θ	0*		10°		

MILLIMETERS





-5.55	MIN-
6.40	6.50 MIN
	2.85 MIN
4.5	1.25 MIN 2.286

LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON DUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ON SEMICONDUCTOR
SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

GENERIC MARKING DIAGRAM*

XXXXXX XXXXXX **AYWWZZ**

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

XXXX = Specific Device Code

= Assembly Location Α

Υ = Year

WW = Work Week

77 = Assembly Lot Code

Electronic versions are uncontrolled except when accessed directly from the Document Repository. **DOCUMENT NUMBER:** 98AON13810G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** DPAK3 6.10x6.54x2.29, 4.57P **PAGE 1 OF 1**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales