





JN Semiconductor®

To kara more about Old Semiconductor, please visit our website at

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



July 2024

FDMF6823B — Extra-Small, High-Performance, High-Frequency DrMOS Module

Benefits

- Ultra-Compact 6x6 mm PQFN, 72% Space-Saving Compared to Conventional Discrete Solutions
- Fully Optimized System Efficiency
- Clean Switching Waveforms with Minimal Ringing
- High-Current Handling

Features

- Over 93% Peak-Efficiency
- High-Current Handling: 55 A
- High-Performance PQFN Copper-Clip Pack
- 3-State 5 V PWM Input Driver
- Skip-Mode SMOD# (Low-Side Carry Off)
- Thermal Warning Flag for Ov -Temp、 atu, Condition
- Driver Output Disal → Function (التراط # Pin)
- Internal Pu' on and III-Do in for SMOD# and DISB# Inj. is Decu....
- Fairch. PowerTre ch[®] Technology MOSEETs for Sice Volage aveforms and Reduced Ringing
- Fairci d SyncFETT (!ntegrated Schottky Diode)
 Tech logy in Low-Side MOSTET
- Integrated Bookstrap Schottky Diods
- Adaptive Gate Drive Timing for Shoot-Through Projection
- Under-Voltage Lockout (UVLO)
- Optimized for Switching Frequencies up to 1 MHz
- Low-Profile SMD Package
- Fairchild Green Packaging and RoHS Compliance
- Based on the Intel[®] 4.0 DrMOS Standard

Description

The XS™ DrMOS family is Fair ...as ext-generation, fully optimized, ultra-compact, it grated 10SFET plus driver power stage so ...on for high urrent. high-frequency, synchronoc oucl DC-L polications. The FDMF6823B into ate. a driver IC, two power MOSFETs, and a pot an chottky clode into a thermally entired, unanced, unanced €x6 min package.

With an ii gra 1 proach the complete switching now the sopumized with regard to driver and the solution of the sopumized with regard to driver and the solution of the solutio

A driver IC with reduced dead times and propagation delays further enhances the performance. A thermal warning function warns of a potential over-temperature situation. The FDMF6823B also incorporates a Skip Mode (SMCD#) for improved light-load efficiency. The FDMF6823B also provides a 3-state 5 V PWM input for compatibility with a wide range of PWM controllers.

Applications

- High-Performance Gaming Motherboards
- Compact Blade Servers, V-Core and Non-V-Core DC-DC Converters
- Desktop Computers, V-Core and Non-V-Core DC-DC Converters
- Workstations
- High-Current DC-DC Point-of-Load Converters
- Networking and Telecom Microprocessor Voltage Regulators
- Small Form-Factor Voltage Regulator Modules

Ordering Information

Part Number	Current Rating	Package	Top Mark
FDMF6823B	55 A	40-Lead, Clipbond PQFN DrMOS, 6.0 mm x 6.0 mm Package	FDMF6823B

Typical Application Circuit




Figure 1. Typical App' tion ircu

DrMOS Block Diagram




Figure 2. DrMOS Block Diagram

Pin Configuration




Figure 3. Bottom View




Figure 7. Top View.

Pin Definitions

Pin#	Name	Description
1	SMOD#	Wen SMOD _* in, the 'ow-side driver is the inverse of the PWM input. When Si DD#=L W, the low-side driver is picabled. This pin has a 10 μA internal pull-up current source. Drivot add a croise filter capacitor.
2	V	γ bias supply. Minimum 1 μF ceramic capacitor is recommended from this pin to CGND.
U	γĸ.	wer for the gate driver. Minimum 1 μ1 ceramic capacitor is recommended to be connected as close as possible from this pin to CGND.
	воот	Bootstrap supply input. Provides voltage supply to the high-side MOSFET driver. Connect a bootstrap capacitor from this pin to PHASE.
5, 37, 41	CGND	IC ground. Ground return for driver IC.
6	GH	For manufecturing test only. This pin must float; it must not be connected to any pin.
G7	PHASE	Swi ch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.
8	NC	No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.
9 - 14, 42	VIN	Power input. Output stage supply voltage.
15, 29 - 35, 43	VSWH	Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point for the adaptive shoot-through protection.
16 – 28	PGND	Power ground. Output stage ground. Source pin of the low-side MOSFET.
36	GL	For manufacturing test only. This pin must float; it must not be connected to any pin.
38	THWN#	Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW. THWN# does not disable the module.
39	DISB#	Output disable. When LOW, this pin disables the power MOSFET switching (GH and GL are held LOW). This pin has a 10 μ A internal pull-down current source. Do not add a noise filter capacitor.
40	PWM	PWM signal input. This pin accepts a three-state 5 V PWM signal from the controller.

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter			Max.	Unit
V_{CIN}	Supply Voltage	Referenced to CGND	-0.3	6.0	V
V_{DRV}	Drive Voltage	Referenced to CGND	-0.3	6.0	V
V _{DISB#}	Output Disable	Referenced to CGND	-0.3	6.0	V
V_{PWM}	PWM Signal Input	Referenced to CGND	-0.3	6.0	V
V _{SMOD#}	Skip Mode Input	Referenced to CGND	-0.3	6.0	V
V_{GL}	Low Gate Manufacturing Test Pin	Referenced to CGND	1	ે.0	V
$V_{THWN\#}$	Thermal Warning Flag	Referenced to CGND	-0	0	. 12
V_{IN}	Power Input	Referenced to PGND, CGND	0.3	∠5.0	V
\/	Do atatran Cumulu	Referenced to VSWH, PHASE	-0.3	6.0	V
V_{BOOT}	Bootstrap Supply	Referenced to CGND	-0.3	?5.0	V
\/	Llich Cata Manufacturing Test Dis	Referenced to VSWH, 'HAL	-0.3	6.0	V
V_{GH}	High Gate Manufacturing Test Pin	Referenced to C	-0.3	25.0	V
V _{PHS}	PHASE	Reference of turning	-0.3	25.0	V
	Cuitale Nada Innut	Ref _, ad to F ND, CGND (DC Only)	60	25 0	V
V_{SWH}	Switch Node Input	ference to PG _N D, <20 is	-8.0	28.0	V
\/	De statues Cuesto	Re. renced J VDP.V		22.0	V
V_{BOOT}	Bootstrap Supply	Reic iced to VDRV, <20 ris	<u> </u>	25.0	V
I _{THWN#}	THWN# Sink Current	1/2/10/160	-0.1	7.0	mA
	Outrout Course	f _{SW} = 30() itHz, V _{IN} = 12 V, V _O =1.7 V		55	^
$I_{O(AV)}$	Output Curre (*)	1 _{cw} = 1 MHz, V _N =12 V, V ₂ =1.2 V		50	A
Ө _{ЈРСВ}	Jun J. 10-F The hal Resistant	8 17 L CO.		2.7	°C/W
T _A	An perature Range	Olarie	-40	+125	°C
T	aximum / liction Temperature	7/1/		+150	°C
ISTG	St. rge Temperature Range	KAI.	-55	+150	°C
	Electron s in Dinghurgo Protection	Human Body Model, JESD22-A114	2000		V
r O	Electrosical Discharge Protection Charged Device Model, JESD22-C10		2500		\ \

Note:

1. I_{C/V}, is rated using Fairchild's DiMOS evaluation board, at T_A = 25°C, with natural convection cooling. This rating is limited by the peak DrMOS temperature, T_J = 150°C, and varies depending on operating conditions and PCB layout. This rating can be changed with different application settings.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Unit
V_{CIN}	Control Circuit Supply Voltage	4.5	5.0	5.5	V
V_{DRV}	Gate Drive Circuit Supply Voltage	4.5	5.0	5.5	V
V_{IN}	Output Stage Supply Voltage	3.0	12.0	16.0 ⁽²⁾	V

Note:

2. Operating at high V_{IN} can create excessive AC overshoots on the VSWH-to-GND and BOOT-to-GND nodes during MOSFET switching transients. For reliable DrMOS operation, VSWH-to-GND and BOOT-to-GND must remain at or below the Absolute Maximum Ratings shown in the table above. *Refer to the "Application Information" and "PCB Layout Guidelines" sections of this datasheet for additional information*.

Electrical Characteristics

Typical values are V_{IN} = 12 V, V_{CIN} = 5 V, V_{DRV} = 5 V, and T_A = T_J = +25°C unless otherwise noted.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Basic Oper	ation		I	I		
IQ	Quiescent Current	I _Q =I _{VCIN} +I _{VDRV} , PWM=LOW or HIGH or Float			2	mA
V_{UVLO}	UVLO Threshold	V _{CIN} Rising	2.9	3.1	3.3	V
V _{UVLO_Hys}	UVLO Hysteresis			0.4		V
PWM Input	(V _{CIN} = V _{DRV} = 5 V ±10%)		I	I		
R _{UP_PWM}	Pull-Up Impedance	V _{PWM} =5 V		10		kΩ
R _{DN_PWM}	Pull-Down Impedance	V _{PWM} =0 V		10		kΩ
V _{IH_PWM}	PWM High Level Voltage		3.04	J.,	4.05	V
V _{TRI_HI}	3-State Upper Threshold		2.9	3.45	3.94	¥
V_{TRI_LO}	3-State Lower Threshold		0.78	25	1.52	V
V _{IL_PWM}	PWM Low Level Voltage		0.84	1.15	1.42	V
t _{D_HOLD-OFF}	3-State Shut-Off Time			160	200	ns
V _{HiZ PWM}	3-State Open Voltage		2.20	2.50	2.80	V
t _{PWM-OFF MIN}	PWM Minimum Off Time		120			ns
PWM Input	(V _{CIN} = V _{DRV} = 5 V ±5%)	2	<u>, </u>	4	70	7
R _{UP_PWM}	Pull-Up Impedance	V _{PWM} =5	60	10	(\bigcirc)	kΩ
R _{DN_PWM}	Pull-Down Impedance	V _{PWM} - V		12		kΩ
V _{IH_PWM}	PWM High Level Voltage	NIVIR	3.22	3.55	3.87	V
V _{TRI HI}	3-State Upper Thresh	WE, OO, C	3.13	3.45	3.77	V
V _{TRI_LO}	3-State Lower Thres		1.04	1.25	1.46	V
V _{IL_PWM}	PWM Low / ver Volta	CO'C' 2 11	0.90	1.15	1.36	V
t _{D_HOLD-OFF}	3-State Sh Off Tir	CO CO		160	200	ns
V _{HiZ_PWM}	3 state Ones. " je	1 N P	2.30	2.50	2.70	V
t _{PWM-OFF} Mi.	PVvivi Mini um Off Time	CO1.15	120			ns
טר די יום	NO	0,11	I	I		
H_DISB	High-Level เกานะ Voltage	17 P	2			V
V _I ,	Lov/-Levs/ Input Voitage	19.			0.8	V
I _{PLD}	Fluil-Down Current			10	0.0	μA
t _{PD_DISI} L	Propagation De'a)	PWM=GND, Delay Between DISB# from HIGH to LOW to GL from HIGH to LOW		25		ns
t _{PD_DISBH}	Propagation Delay	PWM=GND, Delay Between DISB# from LOW to HIGH to GL from LOW to HIGH		25		ns
SMOD# Inp	ut		l .	l .	l .	<u> </u>
V _{IH_SMOD}	High-Level Input Voltage		2			V
V _{IL_SMOD}	Low-Level Input Voltage				0.8	V
I _{PLU}	Pull-Up Current			10	_	μA
t _{PD_SLGLL}	Propagation Delay	PWM=GND, Delay Between SMOD# from HIGH to LOW to GL from HIGH to LOW		10		ns
t _{PD_SHGLH}	Propagation Delay	PWM=GND, Delay Between SMOD# from LOW to HIGH to GL from LOW to HIGH		10		ns

Continued on the following page...


Electrical Characteristics

Typical values are V_{IN} = 12 V, V_{CIN} = 5 V, V_{DRV} = 5 V, and T_A = T_J = +25°C unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Thermal Wa	arning Flag					
T _{ACT}	Activation Temperature			150		°C
T _{RST}	Reset Temperature			135		°C
R _{THWN}	Pull-Down Resistance	I _{PLD} =5 mA		30		Ω
250 ns Time	eout Circuit				•	
t _{D_TIMEOUT}	Timeout Delay	SW=0V, Delay Between GH from HIGH to LOW and GL from LOW to HIGH		250		ns
High-Side D	Oriver (f _{SW} = 1000 kHz, I _{OUT} = 3	30 A, T _A = +25°C)				
R _{SOURCE_GH}	Output Impedance, Sourcing	Source Current=100 mA		1		Ω
R _{SINK_GH}	Output Impedance, Sinking	Sink Current=100 mA				Ω
t _{R_GH}	Rise Time	GH=10% to 90%		10		ns
t _{F_GH}	Fall Time	GH=90% to 10%		10	4	ns
t _{D_DEADON}	LS to HS Deadband Time	GL Going LOW to GH Goin, 'HG 1.0 V GL to 10% GH	2	15		ns
t _{PD_PLGHL}	PWM LOW Propagation Delay	PWM Going W Gr Going DW, VIL_PWM to 6 GH	.0	?∪	30	ns
t _{PD_PHGHH}	PWM HIGH Propagation Delay (SMOD# =0)	PWM Going : GH to Goin 1 HIGH, VIH_PW. '0 10% Y (SMOC# = 0, In_Ls>0)		30		ns
t _{PD_TSGHH}	Exiting 3-State Propagation Delay	v. 7 3-State) Going HIGH to Girl Going High, VIP PIVM to 10% Girl	RI	30		ns
Low-Side D	river (f _{SW} = 1000 kH; ' _{OUT} = 3	A, $i_A = \pm 25\%$				
R _{SOURCE_GL}	Output Imp Jance, Sou	Source Current=100 mA		1		Ω
R _{SINK_GL}	Out imp ance, nking	Sink Current=100 mA		0.5		Ω
t _{R_GL}	R e.T	GL=10% to 30%		25		ns
t _{F GL}	Fall Time	CL=90% to 10%		10		ns
DEADOr	h to LS Deadband Time	SW Going LOW to GL Going HIGH, 2.2 V SW to 10% GL		15		ns
t _{PD}	PWM-FIGH Propagation	PV/M Going HIGH to GL Going LOW, V _{IH_PWM} to 90% GL		10	25	ns
t _{PD_TSCL} 1	Exiting 3-State Propagation Delay	PWM (From 3-State) Going LOW to GL Going HIGH, V _{IL_PWM} to 10% GL		20		ns
Boot Diode	O.E.					
V _F	Forward-Voltage Drop	I _F =20 mA		0.3		V
V _R	Breakdown Voltage	I _R =1 mA	22			V



Test Conditions: V_{IN} =12 V, V_{OUT} =1 V, V_{CIN} =5 V, V_{DRV} =5 V, L_{OUT} =250 nH, T_A =25°C, and natural convection cooling, unless otherwise specified.








Figure 6. Safe Operating Area



Figur 7. Pow Loss vs. Output Current



.g. 8. F. Loss vs. Switching Frequency




Figure 9. Power Loss vs. Input Voltage





Figure 10. Power Loss vs. Driver Supply Voltage

Figure 11. Power Loss vs. Output Voltage

Test Conditions: $V_{IN}=12 \text{ V}$, $V_{OUT}=1 \text{ V}$, $V_{CIN}=5 \text{ V}$, $V_{DRV}=5 \text{ V}$, $L_{OUT}=250 \text{ nH}$, $T_A=25^{\circ}\text{C}$, and natural convection cooling, unless otherwise specified.









Figure 12. Power Loss vs. Output Inductor

Figure . . iver \$ pply Current vs. Switching Frequency





ure 1 Driver Supply Current vs. Driver Supply Figure 15. Driver Supply Current vs. Output Current







Figure 16. UVLO Threshold vs. Temperature

Figure 17. PWM Threshold vs. Driver Supply Voltage

Test Conditions: V_{CIN}=5 V, V_{DRV}=5 V, T_A=25°C, and natural convection cooling, unless otherwise specified.








Figure 18. PWM Threshold vs. Temperature


Figure 19. MOD. Three old vs. Driver Supply Voltage





Figur 20. SMOD# Threshold vs. Temperature

Figure 21. SMOD# Pull-Up Current vs. Temperature







Figure 22. DISB# Threshold vs. Driver Supply Voltage

Figure 23. DISB# Threshold vs. Temperature

Test Conditions: V_{CIN}=5 V, V_{DRV}=5 V, T_A=25°C, and natural convection cooling, unless otherwise specified.






Figure 24. DISB# Pull-Down Current vs. Temperature

Figure 5. 'oot ode Fo ward' Voltage vs.

Functional Description

The FDMF6823B is a driver-plus-FET module optimized for the synchronous buck converter topology. A single PWM input signal is all that is required to properly drive the high-side and the low-side MOSFETs. Each part is capable of driving speeds up to 1 MHz.

VCIN and Disable (DISB#)

The VCIN pin is monitored by an Under-Voltage Lockout (UVLO) circuit. When V_{CIN} rises above ~3.1 V, the driver is enabled. When V_{CIN} falls below ~2.7 V, the driver is disabled (GH, GL=0). The driver can also be disabled by pulling the DISB# pin LOW (DISB# < $V_{\text{IL_DISB}}$), which holds both GL and GH LOW regardless of the PWM input state. The driver can be enabled by raising the DISB# pin voltage HIGH (DISB# > $V_{\text{IH_DISB}}$).

Table 1. UVLO and Disable Logic

UVLO	DISB#	Driver State	
0	Х	Disabled (GH, GL=0)	
1	0	Disabled (GH, GL=0)	
1	1	Enabled (see Table 2)	
1	Open	Disabled (GH, GL=0)	

Note:

3. DISB# internal pull-down current source is 1 A.

Thermal Warning Flag (THV'

The FDMF6823B provides a ermal rain g flag (THWN#) to warn of over-tompe ture or ditions. The thermal warning flag u is an operative output that pulls to CGND when the activation temperative (150°C) is reached. The liwing output requires a library or use, the THWN# output requires a library or use, the THWN# output requires a library or which can be connected to live. If the president of the light of the president of the p




Figure 26. THWN Operation

Three-State PWM Input

The FDMF6823B incorporates a three-state 5 V PWM input gate drive design. The three-state gate drive has both logic HIGH level and LOW level, along with a three-state shutdown window. When the PWM input signal enters and remains within the three-state window for a defined hold-off time ($t_{D_HOLD\text{-}OFF}$), both GL and GH are pulled LOW. This enables the gate drive to shut down both high-side and low-side MOSFETs to support features such as phase shedding, which is common on multi-phase voltage regulators.

Exiting Three-State Conditi

When exiting a valid thre state andition, the FDMF6823B follows the VM out command. If the PWM input goes from ree-state VC is, the low-side MOSFET is turne on three-state to HIG1 the "gh-" a MOCFET is turned on. This is a strate in the 27. The FDMF6823B design at vs. short ropagation delays when exiting the three-state with the see Electrical Characteristics).

ow liac iver

The low lide driver (CL) is designed to drive a ground-referenced, low-R_{DS(ON)}, N-charnel MCSFET. The bias for GL is internally connected between the VDRV and CGND pins. When the uriver is enabled, the driver's output is 180° out of phase with the PWM input. When the driver is disabled (DISB#=0 V), GL is held LOW.

High-Side Driver


The high-side driver (GH) is designed to drive a floating N-channal MOSFET. The bias voltage for the high-side drive is developed by a bootstrap supply circuit consisting of the internal Schottky diode and external buctstrap capacitor (CBOOT). During startup, VSWH is held at PGND, allowing CBOOT to charge to VDRV through the internal diode. When the PWM input goes HIGH, GH begins to charge the gate of the high-side MOSFET (Q1). During this transition, the charge is removed from C_{BOOT} and delivered to the gate of Q1. As Q1 turns on, V_{SWH} rises to V_{IN} , forcing the BOOT pin to $V_{IN} + V_{BOOT}$, which provides sufficient V_{GS} enhancement for Q1. To complete the switching cycle, Q1 is turned off by pulling GH to V_{SWH}. C_{BOOT} is then recharged to V_{DRV} when V_{SWH} falls to PGND. GH output is in-phase with the PWM input. The high-side gate is held LOW when the driver is disabled or the PWM signal is held within the three-state window for longer than the three-state hold-off time, t_{D HOLD-OFF}.

Adaptive Gate Drive Circuit

The driver IC advanced design ensures minimum MOSFET dead-time, while eliminating potential shoot-through (cross-conduction) currents. It senses the state of the MOSFETs and adjusts the gate drive adaptively to ensure they do not conduct simultaneously. Figure 27 provides the relevant timing waveforms. To prevent overlap during the LOW-to-HIGH switching transition (Q2 off to Q1 on), the adaptive circuitry monitors the voltage at the GL pin. When the PWM signal goes

HIGH, Q2 begins to turn off after a propagation delay (t_{PD_PHGLL}). Once the GL pin is discharged below 1.0 V, Q1 begins to turn on after adaptive delay t_{D_DEADON} .

To preclude overlap during the HIGH-to-LOW transition (Q1 off to Q2 on), the adaptive circuitry monitors the voltage at the GH-to-PHASE pin pair. When the PWM signal goes LOW, Q1 begins to turn off after a propagation delay (t_{PD_PLGHL}). Once the voltage across GH-to-PHASE falls below 2.2 V, Q2 begins to turn on after adaptive delay $t_{D_DEADOFF}$.






Figure 27. PWM and 3-StateTiming Diagram

Skip Mode (SMOD#)

The Skip Mode function allows for higher converter efficiency when operated in light-load conditions. When SMOD# is pulled LOW, the low-side MOSFET gate signal is disabled (held LOW), preventing discharge of the output capacitors as the filter inductor current attempts reverse current flow – known as "Diode Emulation" Mode.

When the SMOD# pin is pulled HIGH, the synchronous buck converter works in Synchronous Mode. This mode allows for gating on the Low Side MOSFET. When the SMOD# pin is pulled LOW, the low-side MOSFET is gated off. If the SMOD# pin is connected to the PWM controller, the controller can actively enable or disable SMOD# when the controller detects light-load condition from output current sensing. Normally this pin is active LOW. See Figure 28 for timing delays.

Table 2. SMOD# Logic

DISB#	PWM	SMOD#	GH	GL
0	X	X	0	0
1	3-State	X	0	0 (5)
1	0	0	1	0
1	1	0	1	0
1	0	1	0	1
1	1	1		0

Note:

4. The SMOD# feature is intended to have a short pragatically between the SMOD# signal and the low-side FET V_{GS} response time to control diode emulation and a cycle v-cycle hasis.




Figure 28. SMOD# Timing Diagram

Application Information

Supply Capacitor Selection

For the supply inputs (V_{CIN}), a local ceramic bypass capacitor is recommended to reduce noise and to supply the peak current. Use at least a 1 μ F X7R or X5R capacitor. Keep this capacitor close to the VCIN pin and connect it to the GND plane with vias.

Bootstrap Circuit

The bootstrap circuit uses a charge storage capacitor (C_{BOOT}), as shown in Figure 30. A bootstrap capacitance of 100 nF X7R or X5R capacitor is usually adequate. A series bootstrap resistor may be needed for specific applications to improve switching noise immunity. The boot resistor may be required when operating above 15 V_{IN} and is effective at controlling the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. R_{BOOT} values from 0.5 to 3.0 Ω are typically effective in reducing VSWH overshoot.

VCIN Filter

The VDRV pin provides power to the gate drive of the high-side and low-side power MOSFET. In most cases, it can be connected directly to VCIN, the pin that provides power to the logic section of the driver. For additional noise immunity, an RC filter can be inserted between the VDRV and VCIN pins. Recommended values would be 10 Ω and 1 μF .

Power Loss and Efficiency

Measurement and Calculation

Refer to Figure 30 for power loss testing method.

Power loss calculations are:

$$P_{IN}=(V_{IN} \times I_{IN}) + (V_{5V} \times I_{5V})$$

$$P_{SW}=V_{SW} \times I_{OUT} (W)$$
 (2)

$$P_{OUT}=V_{OUT} \times I_{OUT} (V)$$
 (3)

$$P_{LOSS_MOP`|LE^2} \quad v - P_{Sv} \quad W) \tag{4}$$

$$P_{LOSS BOAR} = P_{IN} P_{OI} = N$$
 (5)

$$FF_{N} = \int x P_{SW}/P_{N}(\%)$$
 (6)

$$F_{BO_{\ell}} = 100 \times P_{OU_{\ell}} / P_{IN_{\ell}} (\%)$$
 (7)




Figure 29. Block Diagram With VCIN Filter




Figure 30. Power Loss Measurement

PCB Layout Guidelines

Figure 31 and Figure 32 provide an example of a proper layout for the FDMF6823B and critical components. All of the high-current paths, such as VIN, VSWH, VOUT, and GND copper, should be short and wide for low inductance and resistance. This aids in achieving a more stable and evenly distributed current flow, along with enhanced heat radiation and system performance.

Recommendations for PCB Designers

- Input ceramic bypass capacitors must be placed close to the VIN and PGND pins. This helps reduce the high-current power loop inductance and the input current ripple induced by the power MOSFET switching operation.
- 2. The V_{SWH} copper trace serves two purposes. In addition to being the high-frequency current path from the DrMOS package to the output inductor, it serves as a heat sink for the low-side MOSFET in the DrMOS package. The trace should be short and wide enough to present a low-impedance path for the high-frequency, high-current flow between the DrMOS and inductor. The short and wide trace minimizes electrical losses as well as the DrMOS temperature rise. Note that the V_{SWH} node is a voltage and high-frequency switching node v h high noise potential. Care should be taken to m. mize coupling to adjacent traces. Since this acts as a heat sink for the lower MOSFL The using the largest area possible to in rov DrMOS cooling while maintaining acce table no elemission
- 3. An output inductor sould be at close to the FDMF6823B to min ize the power loss due to the V_{SWH} copper ... C a short also be aren so the inductor dispation does neat the DMOS
- 4. Power inch MO FETs are used in the cutput an are cive at minimizing ringing due to fast s "ch.". In most cases, no VSWH snumber is equire. If a snumber is used, it should be placed send the VSVH and PCND pins. The selected recision are capacitor need to be the proper size for power dissipation.
- 5. VCIN, VDRV, and BOD capacitors should be placed as close as possible to the VCIN-to-CGND, VDRV-to-CGND, and EOOT-to-PHASE pin pairs to ensure clean and stable power. Routing width and length should be considered as well.
- Include a trace from the PHASE pin to the VSWH pin to improve noise margin. Keep this trace as short as possible.
- 7. The layout should include the option to insert a small-value series boot resistor between the boot capacitor and BOOT pin. The boot-loop size, including R_{BOOT} and C_{BOOT}, should be as small as possible. The boot resistor may be required when operating above 15 V_{IN} and is effective at controlling the high-side MOSFET turn-on slew rate and V_{SHW} overshoot. R_{BOOT} can improve noise operating margin in synchronous buck designs that may have

- noise issues due to ground bounce or high positive and negative V_{SWH} ringing. Inserting a boot resistance lowers the DrMOS efficiency. Efficiency versus noise trade-offs must be considered. R_{BOOT} values from 0.5 Ω to 3.0 Ω are typically effective in reducing V_{SWH} overshoot.
- 8. The VIN and PGND pins handle large current transients with frequency components greater than 100 MHz. If possible, these pins should be connected directly to the VIN and board GND planes. The use of thermal relief traces in series with these pins is discouraged since adds inductance to the power path. This add and ance in series with either the VIN or PBNL ain de ades system noise immunity by increasing sitivand regarder V_{SWH} ringing.
- 9. GND pad and F ND ins would be connected to the GND oper one win multiple vias for stable grounding can create a noise insign offs. Wage level between CGND and First could lead to faulty operation of the gate driver and WOSFE is.
- 10. Inging at the BOOT in is most effectively controlled by close placement of the boot capacitor. Do not and an additional EOOT to the PGND capacitor. This may lead to excess current flow inrough the 3COT dicae.
- 11. The \$MOO# and OISB# pins have weak internal pull-up and pull-down current sources, respectively. These pins should not have any noise filter capa ito s. Do not to float these pins unless absolutely necessary.
- Use multiple vias on the VIN and VOUT copper areas to interconnect top, inner, and bottom layers to distribute current flow and heat conduction. Do not put many vias on the VSWH copper to avoid extra parasitic inductance and noise on the switching waveform. As long as efficiency and thermal performance are acceptable, place only one VSWH copper on the top layer and use no vias on the VSWH copper to minimize switch node parasitic noise. Vias should be relatively large and of reasonably low inductance. Critical highfrequency components, such as R_{BOOT}, C_{BOOT}, RC snubber, and bypass capacitors; should be located as close to the respective DrMOS module pins as possible on the top layer of the PCB. If this is not feasible, they can be connected from the backside through a network of low-inductance vias.




Figure 31. F 3 Layc Example (1 γ) View)




Figure 32. PCB Layout Example (Bottom View)




Figure 33. 40-Lead, Clipbond PQFN DrMOS, 6.0x6.0 mm Package

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ FPS™
AccuPower™ F-PFS
AX-CAP®* FRFE
BitSiC™ Globa
Build it Now™ Green
CorePLUS™ Green
CorePOWER™ Green
CROSSVOLT™ Gmax
CTL™ GTO™
Current Transfer Logic™ Intellih
DEUXPEED® ISOPI

Dual CoolTM
EcoSPARK[®]
EfficientMaxTM
ESBCTM
®

Fairchild[®]
Fairchild Semiconductor[®]
FACT Quiet Series™
FACT[®]
FAST[®]
FastvCore™
FETBench™

F-PFSTM
FRFET®
Global Power Resource®
GreenBridgeTM
Green FPSTM
Green FPSTM e-SeriesTM

GmaxTM
GTOTM
IntelliMAXTM
ISOPLANARTM
Making Small Speakers Sound Louder
and BetterTM
MegaBuckTM
MICROCOUPLERTM
MicroFalTM
MicroPakTM
MicroPakTM
MillerDriveTM
MidlerDriveTM
MotionMaxTM
mWSaverTM

PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™

TM
Saving our world, 1mWWWkW at a time™

SignalWiseTM
SmartMaxTM
SMART STARTTM
Solutions for Your Succes
SPM®
STEALTHTM
SuperFET®
SuperSOTTM

cFE

Sync-Lock™

SysteM

General®

TinyBoost™

TinyBuck™

TinyBuck™
TinyCalc™
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPower™

TranSiC riFault L ect™ VEC! RENT

SEDE UHC SUPER FETTING THE FTM VICETING VISUAL MAXIM XIM VISUAL TO SUPER FOR THE FTM X S M

OptoHiT**

OPTOLOGIC®

OPTOPLANAR®

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT. WITH SIGES WITHOUT FURTHER NOTICE TO ANY PROPUGTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRO SELECTIONS ANY LIAE STORY ARISING OUT OF THE APPLICATION OR OR USE OF ANY PRODUCT OR ORCUIT DESCRIBED HEREIN, NEITHER JOES IT ANY LICENSE SUDERTINES PAIT INTO THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TIMES OF F. YOHILL SWORLD NOT EXPAND THE TIMES AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS AF NOT AUT INIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTE ROW OF FAIL HILD SEMICY NOUTFOR CORPORATION.

As used herein:

1. Life poil stems are devices or systems which, (a) are intend, for surgical is lant into the body or (b) support or sustain ar. (c) aillure it partium when properly used in a dan, with instructions for use provided in the labeling, can be reas, abby nected to result in a significant injury of the user.

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

TI-CO' TERFEITING POLICY

Fair pericondultor Corporation's An a Counterfeiting Tolicy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfating of semiconductor plants is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Our owners who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the notification of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by colony on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full truceasility, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data, supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 164

^{*} Trademarks of System General Corporation, used under lice 9 by Fair 1d Semice Juctor



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative