

MOSFET – Dual, N-Channel, POWERTRENCH®

2.5 V Specified

FDS9926A

General Description

These N-Channel 2.5 V specified MOSFETs use **onsemi**'s advanced POWERTRENCH process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5 V - 10 V).

Features

- 6.5 A, 20 V. $R_{DS(ON)} = 30 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 43 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- Optimized for Use in Battery Protection Circuits
- Low Gate Charge
- This Device is Pb-Free and Halide Free

Applications

- Battery Protection
- Load Switch
- Power Management


ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter		Ratings	Unit	
V_{DSS}	Drain-Source \	√oltage	20	V	
V _{GSS}	Gate-Source Voltage		±10	V	
I _D	Drain Current	Continuous (Note 1a)	6.5	Α	
		Pulsed	20		
P _D	Power	for Dual Operation	2	W	
	Dissipation	for Single Operation (Note 1a) (Note 1b) (Note 1c)	1.6 1 0.9		
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	78	°C/W
$R_{ heta JC}$	Thermal Resistance, Junction to Case (Note 1)	40	°C/W




SOIC8
CASE 751EB

MARKING DIAGRAM

FDS9926A ALYW

FDS9926A = Specific Device Code
A = Assembly Site
L = Wafer Lot Number
YW = Assembly Start Week

ELECTRICAL CONNECTION



ORDERING INFORMATION

Device	Package	Shipping [†]
FDS9926A	SOIC8	2500 /
		Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


FDS9926A

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
FF CHARA	ACTERISTICS					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20	-	-	V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	14	_	mV/°C
ΔT_{J}						
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 16 V, V _{GS} = 0 V	-	-	1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 8 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	nA
N CHARA	CTERISTICS (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	0.6	1	1.5	V
$\Delta V_{GS(th)}$	Gate Threshold Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C	-	-3	-	mV/°C
ΔT_{J}						
	Static Drain-Source On-Resistance	V _{GS} = 4.5 V, I _D = 6.5 A	-	25	30	mΩ
		V _{GS} = 2.5 V, I _D = 5.4 A	-	35	43	
		V _{GS} = 4.5 V, I _D = 6.5 A, T _J = 125°C	-	35	50	
I _{D(on)}	On-State Drain Current	V _{GS} = 4.5 V, V _{DS} = 5 A	15	-	-	Α
9FS	Forward Transconductance	V _{DS} = 5 V, I _D = 6.5 A	-	22	-	S
YNAMIC C	HARACTERISTICS			•		
C _{iss}	Input Capacitance	V _{DS} = 10 V, V _{GS} = 0 V, f = 1.0 MHz	_	650	-	pF
C _{oss}	Output Capacitance		-	150	-	pF
C _{rss}	Reverse Transfer Capacitance		-	85	-	pF
R _G	Gate Resistance	V _{GS} = 15 mV, f = 1.0 MHz	-	1.4	-	Ω
WITCHING	CHARACTERISTICS (Note 2)			•		
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 10 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 4.5 \text{ V},$	-	8	16	ns
t _r	Turn-On Rise Time	$R_{GEN} = 6 \Omega$	-	9	17	ns
t _{d(off)}	Turn-Off Delay Time		-	15	26	ns
t _f	Turn-Off Fall Time	1	_	4	9	ns
Q _g	Total Gate Charge	V _{DS} = 10 V, I _D = 3 A, V _{GS} = 4.5 V	-	6.2	9	nC
Q _{gs}	Gate-Source Charge		-	1.2	-	nC
Q _{gd}	Gate-Drain Charge		_	1.7	_	nC
	JRCE DIODE CHARACTERISTICS AND MAXIMUI	M RATINGS				
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.3 A (Note 2)	_	0.73	1.3	V
t _{rr}	Diode Reverse Recovery Time	$I_F = 6.5 \text{ A}, d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$	_	15	-	ns
Q _{rr}	Diode Reverse Recovery Charge		_	5		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 R_{θ,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θ,JC} is guaranteed by design while RqCA is determined by the user's board design.



a) 78°C/W when mounted on a 0.5 in² pad of 2 oz. Copper



b) 125°C/W when mounted on a 0.02 in² pad of 2 oz. copper



c) 135°C/W when mounted on a minimum

2. Pulse Test Pulse Width < 300 $\mu s,$ Duty Cycle < 2.0%

FDS9926A

TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation with Temperature




Figure 5. Transfer Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage





Figure 4. On-Resistance Variation with Gate-to-Source Voltage



V_{SD}, BODY BIODE FORWARD VOLINGE (V)

Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

FDS9926A

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate-Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1c. Transient themal response will change depending on the circuit board design.

POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.



CASE 751EB **ISSUE A DATE 24 AUG 2017** ·4.90±0.10 → -0.65(0.635)В 6.00±0.20 5.60 3.90±0.10 PIN ONE **INDICATOR** 1.27 1.27 0.25(M) LAND PATTERN RECOMMENDATION В SEE DETAIL A 0.175±0.075 0.22±0.03 С 1.75 MAX 0.10 0.42±0.09 OPTION A - BEVEL EDGE $(0.43) \times 45^{\circ}$ R0.10 GAGE PLANE OPTION B - NO BEVEL EDGE R0.10-0.25 NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA. B) ALL DIMENSIONS ARE IN MILLIMETERS. **SEATING PLANE** C) DIMENSIONS DO NOT INCLUDE MOLD 0.65±0.25 FLASH OR BURRS. D) LANDPATTERN STANDARD: SOIC127P600X175-8M (1.04)**DETAIL** À SCALE: 2:1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DOCUMENT NUMBER:** 98AON13735G

SOIC8

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DESCRIPTION:

SOIC8

PAGE 1 OF 1

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales