


# 2:1 MIPI D-PHY (4.5 Gbps) 4-Data-Lane & C-PHY (3.5 Gbps) 3-Data-Lane Switch

## FSA646A



(Bottom View)

**WLCSP36,  
2.43x2.43x0.599  
CASE 567XH**

### Description

The FSA646A can be configured as a four-data-lane MIPI, D-PHY switch or a three-data-lane MIPI, C-PHY switch. This single-pole, double-throw (SPDT) switch is optimized for switching between two high-speed or low-power MIPI sources. The FSA646A is designed for the MIPI specification and allows connection to a CSI or DSI module.

### Features

- Switch Type: SPDT (10x)
- Signal Types:
  - ◆ MIPI, D-PHY V2.1 & C-PHY V1.2
- $V_{CC}$ : 1.5 to 5.0 V
- Input Signals: 0 to 1.3 V
- $R_{ON}$ :
  - ◆  $6 \Omega$  Typical HS MIPI
  - ◆  $6 \Omega$  Typical LP MIPI
- $\Delta R_{ON}$ :  $0.1 \Omega$  Typical LP & HS MIPI
- $\Delta R_{ON\_FLAT}$ :  $0.9 \Omega$  Typical LP & HS MIPI
- $I_{CCZ}$ : 1  $\mu$ A Maximum
- $I_{CC}$ : 30  $\mu$ A Maximum
- $O_{IRR}$ : -24 dB Typical
- Bandwidth: 4.7 GHz Typical
- Xtalk: -30 dB Typical
- $C_{ON}$ : 1.4 pF Typical
- Skew (P), Skew (O): 6 ps Typical

### Applications

- Cellular Phones, Smart Phones
- Tablets
- Laptops
- Displays

### MARKING DIAGRAM



- GQ = Specific Device Code
- KK = Assembly Lot
- X = Year
- Y = Work Week
- Z = Assembly Location

### ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

# FSA646A





Figure 1. Typical D-PHY Application

## PIN DESCRIPTIONS



| Pin Name | Description        |       |                                 |
|----------|--------------------|-------|---------------------------------|
| CLKBP/N  | B Side Clock Path  |       |                                 |
| DB1P/N   | B Side Data Path 1 |       |                                 |
| DB2P/N   | B Side Data Path 2 |       |                                 |
| DB3P/N   | B Side Data Path 3 |       |                                 |
| DB4P/N   | B Side Data Path 4 |       |                                 |
| CLKAP/N  | A Side Clock Path  |       |                                 |
| DA1P/N   | A Side Data Path 1 |       |                                 |
| DA2P/N   | A Side Data Path 2 |       |                                 |
| DA3P/N   | A Side Data Path 3 |       |                                 |
| DA4P/N   | A Side Data Path 4 |       |                                 |
| CLKP/N   | Common Clock Path  |       |                                 |
| D1P/N    | Common Data Path 1 |       |                                 |
| D2P/N    | Common Data Path 2 |       |                                 |
| D3P/N    | Common Data Path 3 |       |                                 |
| D4P/N    | Common Data Path 4 |       |                                 |
| /OE      | Output Enable      |       |                                 |
| SEL      | Control Pin        | SEL=0 | CLKP/N=CLKAP/N,<br>DnP/N=DAnP/N |
|          |                    | SEL=1 | CLKP/N=CLKBP/N,<br>DnP/N=DBnP/N |
| VCC      | Power              |       |                                 |
| GND      | Ground             |       |                                 |
| NC       | No Connect         |       |                                 |

Figure 2. Analog Symbol

# FSA646A

## PIN DEFINITIONS




Figure 3. Top Through View

Table 1. BALL-TO-PIN MAPPINGS

| Ball | Pin Name        | Ball | Pin Name | Ball | Pin Name |
|------|-----------------|------|----------|------|----------|
| A1   | V <sub>CC</sub> | C1   | DB3N     | E1   | DB1N     |
| A2   | GND             | C2   | DB3P     | E2   | DB1P     |
| A3   | DA4N            | C3   | NC       | E3   | DA1N     |
| A4   | DA4P            | C4   | NC       | E4   | DA1P     |
| A5   | /OE             | C5   | D3N      | E5   | D1N      |
| A6   | SEL             | C6   | D3P      | E6   | D1P      |
| B1   | DB4N            | D1   | DB2N     | F1   | CLKBN    |
| B2   | DB4P            | D2   | DB2P     | F2   | CLKBP    |
| B3   | DA3N            | D3   | DA2N     | F3   | CLKAN    |
| B4   | DA3P            | D4   | DA2P     | F4   | CLKAP    |
| B5   | D4N             | D5   | D2N      | F5   | CLKN     |
| B6   | D4P             | D6   | D2P      | F6   | CLKP     |

# FSA646A




Figure 4. Recommended Configuration for C-PHY

## TRUTH TABLE

| SEL  | /OE  | Function   |
|------|------|--|
| LOW  | LOW  | $CLK_P = CLKA_P, CLK_N = CLKA_N, Dn(P/N) = DAN(P/N)$ |
| HIGH | LOW  | $CLK_P = CLKB_P, CLK_N = CLKB_N, Dn(P/N) = DBn(P/N)$ |
| X    | HIGH | Clock and Data Ports High Impedance                  |

## ABSOLUTE MAXIMUM RATINGS

| Symbol      | Parameter                                |          | Min. | Max.     | Unit |
|-------------|--|----------|------|----------|------|
| $V_{CC}$    | Supply Voltage                           |          | -0.5 | 6.0      | V    |
| $V_{CNTRL}$ | DC Input Voltage (/OE, SEL) (Note 1)     |          | -0.5 | $V_{CC}$ | V    |
| $V_{SW}$    | DC Switch I/O Voltage (Note 1,2)         |          | -0.3 | 2.1      | V    |
| $I_{IK}$    | DC Input Diode Current                   |          | -50  |          | mA   |
| $I_{OUT}$   | DC Output Current                        |          |      | 25       | mA   |
| $T_{STG}$   | Storage Temperature                      |          | -65  | +150     | °C   |
| ESD         | Human Body Model, JEDEC: JESD22-A114     | All Pins | 2.0  |          | kV   |
|             | Charged Device Model, JEDEC: JESD22-C101 |          | 0.5  |          |      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The input and output negative ratings may be exceeded if the input and output diode current ratings are observed.
2.  $V_{SW}$  refers to analog data switch paths.

# FSA646A

## RECOMMENDED OPERATING CONDITIONS

| Symbol             | Parameter   | Min.    | Max.            | Unit  |   |
|--------------------|---|---------|-----------------|-------|---|
| V <sub>CC</sub>    | Supply Voltage  | 1.5     | 5.0             | V     |   |
| V <sub>CNTRL</sub> | Control Input Voltage (SEL, /OE) (Note 3)             | 0       | V <sub>CC</sub> | V     |   |
| V <sub>SW</sub>    | Switch I/O Voltage (CLKn, Dn, CLKAn, CLKBn, Dan, DBn) | HS Mode | 0               | 0.425 | V |
|                    |   | LP Mode | -0.05           | 1.3   | V |
| T <sub>A</sub>     | Operating Temperature                                 | -40     | +85             | °C    |   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. The control inputs must be held HIGH or LOW; they must not float.

## DC AND TRANSIENT CHARACTERISTICS (T<sub>A</sub> = 25 °C unless otherwise specified)

| Symbol                                       | Parameter  | Conditions   | V <sub>CC</sub> (V) | T <sub>A</sub> = -40 to +85 °C |      |      | Unit |
|--|--|--|---------------------|--------------------------------|------|------|------|
|  |  |  |                     | Min.                           | Typ. | Max. |      |
| V <sub>IK</sub>                              | Clamp Diode Voltage (/OE, SEL)                           | I <sub>IN</sub> = -18 mA   | 1.5                 | -1.2                           |      | -0.6 | V    |
| V <sub>IH</sub>                              | Input Voltage High                                       | SEL, /OE   | 1.5 to 5            | 1.3                            |      |      | V    |
| V <sub>IL</sub>                              | Input Voltage Low  | SEL, /OE   | 1.5 to 5            |                                |      | 0.5  | V    |
| I <sub>IN</sub>                              | Control Input Leakage (/OE, SEL)                         | V <sub>CNTRL</sub> = 0 to V <sub>CC</sub>  | 5                   | -0.5                           |      | 0.5  | μA   |
| I <sub>NO(OFF)</sub><br>I <sub>NC(OFF)</sub> | Off Leakage Current of Port CLKAn, Dan, CLKBn and DBn    | V <sub>SW</sub> = 0.0 ≤ DATA ≤ 1.3 V   | 5                   | -0.5                           |      | 0.5  | μA   |
| I <sub>A(ON)</sub>                           | ON Leakage Current of Common Ports (CLKn, Dn)            | V <sub>SW</sub> = 0.0 ≤ DATA ≤ 1.3 V   | 5                   | -0.5                           |      | 0.5  | μA   |
| I <sub>OFF</sub>                             | Power-Off Leakage Current (All I/O Ports)                | V <sub>SW</sub> = 0.0 or 1.3 V   | 0                   | -0.5                           |      | 0.5  | μA   |
| I <sub>OZ</sub>                              | Off-State Leakage  | V <sub>SW</sub> = 0.0 ≤ DATA ≤ 1.3 V<br>/OE = High   | 5                   | -0.5                           |      | 0.5  | μA   |
| R <sub>ON_MIPI_HS</sub>                      | Switch On Resistance for HS MIPI Applications (Note 4)   | I <sub>ON</sub> = -8 mA, /OE = 0 V, SEL = V <sub>CC</sub> or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 0.2 V | 1.5                 |                                | 6    |      | Ω    |
|  |  |  | 2.5                 |                                |      |      |      |
|  |  |  | 3.3                 |                                |      |      |      |
|  |  |  | 5                   |                                |      |      |      |
| R <sub>ON_MIPI_LP</sub>                      | Switch On Resistance for LP MIPI Applications (Note 4)   | I <sub>ON</sub> = -8 mA, /OE = 0 V, SEL = V <sub>CC</sub> or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 1.2 V | 1.5                 |                                | 6    |      | Ω    |
|  |  |  | 2.5                 |                                |      |      |      |
|  |  |  | 3.3                 |                                |      |      |      |
|  |  |  | 5                   |                                |      |      |      |
| ΔR <sub>ON_MIPI_HS</sub>                     | On Resistance Matching Between HS MIPI Channels (Note 4) | I <sub>ON</sub> = -8 mA, /OE = 0 V, SEL = V <sub>CC</sub> or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 0.2 V | 1.5                 |                                | 0.1  |      | Ω    |
|  |  |  | 2.5                 |                                |      |      |      |
|  |  |  | 3.3                 |                                |      |      |      |
|  |  |  | 5                   |                                |      |      |      |
| ΔR <sub>ON_MIPI_LP</sub>                     | On Resistance Matching Between LP MIPI Channels (Note 4) | I <sub>ON</sub> = -8 mA, /OE = 0 V, SEL = V <sub>CC</sub> or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 1.2 V | 1.5                 |                                | 0.1  |      | Ω    |
|  |  |  | 2.5                 |                                |      |      |      |
|  |  |  | 3.3                 |                                |      |      |      |
|  |  |  | 5                   |                                |      |      |      |

# FSA646A

## DC AND TRANSIENT CHARACTERISTICS ( $T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified) (continued)

| Symbol                       | Parameter  | Conditions  | $V_{CC}$ (V) | $T_A = -40\text{ to }+85\text{ }^\circ\text{C}$ |      |      | Unit          |
|------------------------------|--|---|--------------|---|------|------|---------------|
|                              |  |   |              | Min.  | Typ. | Max. |               |
| R <sub>ON_FLAT_MIPI_HS</sub> | On Resistance Flatness for HS MIPI Signals (Note 4)                  | $I_{ON} = -8\text{ mA}$ , /OE = 0 V, SEL = $V_{CC}$ or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 0 to 0.3 V | 1.5          |   | 0.9  |      | $\Omega$      |
|                              |  |   | 2.5          |   |      |      |               |
|                              |  |   | 3.3          |   |      |      |               |
|                              |  |   | 5            |   |      |      |               |
| R <sub>ON_FLAT_MIPI_LP</sub> | On Resistance Flatness for LP MIPI Signals (Note 4)                  | $I_{ON} = -8\text{ mA}$ , /OE = 0 V, SEL = $V_{CC}$ or 0 V, CLKA, CLKB, DB <sub>N</sub> or DA <sub>N</sub> = 0 to 1.3 V | 1.5          |   | 0.9  |      | $\Omega$      |
|                              |  |   | 2.5          |   |      |      |               |
|                              |  |   | 3.3          |   |      |      |               |
|                              |  |   | 5            |   |      |      |               |
| I <sub>CC</sub>              | Quiescent Supply Current (Includes Charge Pump)                      | $V_{SEL} = 0$ or $V_{CC}$ , I <sub>OUT</sub> = 0, /OE = 0 V   | 5            |   |      | 30   | $\mu\text{A}$ |
| I <sub>CCZ</sub>             | Quiescent Supply Current (High Impedance)                            | $V_{SEL} = 0$ or $V_{CC}$ , I <sub>OUT</sub> = 0, /OE = 0 V   | 5            |   |      | 1    | $\mu\text{A}$ |
| I <sub>CCT</sub>             | Increase in I <sub>CC</sub> Current Per Control Voltage and $V_{CC}$ | $V_{SEL} = 0$ or $V_{CC}$ , /OE = 1.5 V   | 5            |   | 1    |      | $\mu\text{A}$ |

4. Measured by the voltage drop at the indicated current through the switch.

## AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 3.3\text{ V}$ and $T_A = 25\text{ }^\circ\text{C}$ unless otherwise specified)

| Symbol            | Parameter                                       | Conditions  | $V_{CC}$ (V) | $T_A = -40\text{ to }+85\text{ }^\circ\text{C}$ |      |      | Unit          |
|-------------------|---|---|--------------|---|------|------|---------------|
|                   |   |   |              | Min.  | Typ. | Max. |               |
| t <sub>INIT</sub> | Initialization Time $V_{CC}$ to Output (Note 5) | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     |   | 60   |      | $\mu\text{s}$ |
| t <sub>EN</sub>   | Enable Time /OE to Output                       | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     |   | 60   | 150  | $\mu\text{s}$ |
| t <sub>DIS</sub>  | Disable Time /OE to Output                      | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     |   | 35   | 250  | ns            |
| t <sub>ON</sub>   | Turn-On Time SEL to Output                      | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     |   | 350  | 1100 | ns            |
| t <sub>OFF</sub>  | Turn-Off Time SEL to Output                     | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     |   | 125  | 800  | ns            |
| t <sub>BBM</sub>  | Break-Before-Make Time                          | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.6\text{ V}$                    | 1.5 to 5     | 50  |      | 450  | ns            |
| t <sub>PD</sub>   | Propagation Delay (Note 5)                      | $C_L = 0\text{ pF}$ , $R_L = 50\ \Omega$  | 1.5 to 5     | 30  | 67   | 100  | ps            |
| O <sub>IRR</sub>  | Off Isolation for MIPI (Note 5)                 | $R_L = 50\ \Omega$ , $f = 2250\text{ MHz}$ , /OE = HIGH, $V_{SW} = 0.2\text{ V}_{PP}$ | 1.5 to 5     |   | -24  |      | dB            |
| X <sub>TALK</sub> | Crosstalk for MIPI (Note 5)                     | $R_L = 50\ \Omega$ , $f = 2250\text{ MHz}$ , SEL = High, $V_{SW} = 0.2\text{ V}_{PP}$ | 1.5 to 5     |   | -30  | -25  | dB            |
|                   |   | $R_L = 50\ \Omega$ , $f = 2250\text{ MHz}$ , SEL = Low, $V_{SW} = 0.2\text{ V}_{PP}$  |              |   | -30  | -25  |               |
| BW                | -3 db Bandwidth (Note 5)                        | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.2\text{ V}_{PP}$               | 1.5 to 5     |   | 4.7  |      | GHz           |
| IL                | Insertion Loss at 750 MHz (Note 5)              | $R_L = 50\ \Omega$ , $C_L = 0\text{ pF}$ , $V_{SW} = 0.2\text{ V}_{PP}$               | 1.5 to 5     |   | -0.7 |      | dB            |

5. Guaranteed by characterization.

# FSA646A

## HIGH-SPEED-RELATED AC ELECTRICAL CHARACTERISTICS

| Symbol             | Parameter  | Conditions  | V <sub>CC</sub> (V) | T <sub>A</sub> = -40 to +85 °C |      |      | Unit |
|--------------------|--|---|---------------------|--------------------------------|------|------|------|
|                    |  |   |                     | Min.                           | Typ. | Max. |      |
| t <sub>SK(P)</sub> | HS Mode Skew of Opposite Transitions of the Same Output (Note 6) | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 0 pF, V <sub>SW</sub> = 0.3 V | 1.5 to 5            |                                | 6    |      | ps   |
| t <sub>SK(O)</sub> | HS Mode Skew of Channel-to-Channel Single-Ended Skew (Note 6)    | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 0 pF, V <sub>SW</sub> = 0.3 V | 1.5 to 5            |                                | 6    |      | ps   |

6. Guaranteed by characterization.

## CAPACITANCE

| Symbol           | Parameter                              | Conditions  | T <sub>A</sub> = -40 to +85 °C |      |      | Unit |
|------------------|--|---|--------------------------------|------|------|------|
|                  |  |   | Min.                           | Typ. | Max. |      |
| C <sub>IN</sub>  | Control Pin Input Capacitance (Note 7) | V <sub>CC</sub> = 0 V, f = 1 MHz  |                                | 2.1  |      | pF   |
| C <sub>ON</sub>  | On Capacitance (Note 7)                | V <sub>CC</sub> = 3.3 V, /OE = 0 V, f = 2250 MHz (in HS common value)         |                                | 1.4  |      |      |
| C <sub>OFF</sub> | On Capacitance (Note 7)                | V <sub>CC</sub> and /OE = 3.3 V, f = 2250 MHz (both sides in HS common value) |                                | 0.9  |      |      |

7. Guaranteed by characterization.

The table below pertains to the Packaging information on the following page.



## ORDERING INFORMATION

| Part Number | Top Mark <sup>ing</sup> | Temperature Range | Package  |
|-------------|-------------------------|-------------------|--|
| FSA646AUCX  | GQ                      | -40 to +85 °C     | 36-Ball WLCSP, Non-JEDEC<br>2.43 x 2.43 mm, 0.4 mm Pitch |



**WLCSP36 2.43x2.43x0.599**  
CASE 567XH  
ISSUE O



DATE 12 FEB 2019



NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DATUM C APPLIES TO THE SPHERICAL CROWN OF THE SOLDER BALLS

| DIM | MILLIMETERS |       |       |
|-----|-------------|-------|-------|
|     | MIN.        | NOM.  | MAX.  |
| A   | 0.558       | 0.599 | 0.640 |
| A1  | 0.174       | 0.194 | 0.214 |
| A2  | 0.362       | 0.380 | 0.398 |
| A3  | 0.022       | 0.025 | 0.028 |
| b   | 0.240       | 0.260 | 0.280 |
| D   | 2.400       | 2.430 | 2.460 |
| E   | 2.400       | 2.430 | 2.460 |
| e   | 0.40 BSC    |       |       |
| x   | 0.200       | 0.215 | 0.230 |
| y   | 0.200       | 0.215 | 0.230 |



RECOMMENDED MOUNTING FOOTPRINT  
(NSMD PAD TYPE)

|                         |                                |  |
|-------------------------|--------------------------------|--|
| <b>DOCUMENT NUMBER:</b> | <b>98AON99390G</b>             | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>WLCSP36 2.43x2.43x0.599</b> | <b>PAGE 1 OF 1</b>   |

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)