FSB50825B/FSB50825BS

Motion SPM® 5 Series

Description

The FSB50825B / FSB50825BS is an advanced Motion SPM 5 module providing a fully−featured, high−performance inverter output for AC Induction, BLDC and PMSM motors such as refrigerators, fans and pumps. These modules integrate optimized gate drive of the built−in MOSFETs (FRFET technology) to minimize EMI and losses, while also providing multiple on−module protection features including under−voltage lockouts and thermal monitoring. The built−in high−speed HVIC requires only a single supply voltage and translates the incoming logic−level gate inputs to the high−voltage, high−current drive signals required to properly drive the module's internal MOSFETs. Separate open−source MOSFET terminals are available for each phase to support the widest variety of control algorithms.

Features

- UL Certified No. E209204 (UL1557)
- Optimized for Over 10 kHz Switching Frequency
- 250 V $R_{DS(ON)}$ = 0.55 Ω(Max) FRFET MOSFET 3−Phase Inverter with Gate Drivers and Protection
- Built−In Bootstrap Diodes Simplify PCB Layout
- Separate Open−Source Pins from Low−Side MOSFETs for Three−Phase Current−Sensing
- Active−HIGH Interface, Works with 3.3 / 5 V Logic, Schmitt−trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC for Gate Driving and Under−Voltage Protection
- Isolation Rating: 1500 V_{rms} / min
- RoHS Compliant
- Moisture Sensitive Level (MSL) 3 for SMD PKG

Applications

- 3−Phase Inverter Driver for Small Power AC Motor Drives

ON Semiconductor®

www.onsemi.com

SPM5E−023 / 23LD, PDD STD
CASE MODEJ

SPM5H−023 / 23LD, PDD STD,
SPM23−BD
CASE MODEM

MARKING DIAGRAM

$Y&Z&K&E&E&E&3
FSB50825X

$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Data Code (Year & Week)
&K	= Lot
FSB50825X	= Specific Device Code
	X = B or BS

ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

January, 2019 − Rev. 0

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, Unless otherwise noted)

Symbol	Parameter	Conditions	Rating	Unit
V_{PN}	DC Link Input Voltage, Drain−Source Voltage of Each MOSFET		250	V
BV_{DSS}	Drain−Source Voltage	V_{IN} = 0V, I_D = 250 μA	250	V
I_{PN}	Zero−Bias Static Leakage Current	V_{PN}= 200V, V_{IN} = 0V, V_{DD}= V_{BS}= 0V, T_C= T_J = 25°C for all phase	40	μA
$I_{D\ 25}$ (Note 2)	Each MOSFET Drain Current, Continuous	T_C = 25°C	3.6	A
$I_{D\ 80}$ (Note 2)	Each MOSFET Drain Current, Continuous	T_C = 80°C	2.7	A
I_{DP} (Note 2)	Each MOSFET Drain Current, Peak	T_C = 25°C, PW < 100 μs	9.0	A
I_{DRMS} (Note 2)	Each FRFET Drain Current, Rms	T_C = 80°C, F_{PWM} < 20 kHz	1.9	A_{rms}
P_D (Note 2)	Maximum Power Dissipation	T_C = 25°C, For Each MOSFET	14.2	W

CONTROL PART (Each HVIC Unless Otherwise Specified)

Symbol	Parameter	Conditions	Rating	Unit
V_{DD}	Control Supply Voltage	Applied Between V_{DD} and COM	20	V
V_{BS}	High−side Bias Voltage	Applied Between V_B and V_S	20	V
V_{IN}	Input Signal Voltage	Applied Between IN and COM	−0.3 ~ V_{DD}+0.3	V

BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified)

Symbol	Parameter	Conditions	Rating	Unit
V_{RRMB}	Maximum Repetitive Reverse Voltage		250	V
I_{FB} (Note 2)	Forward Current	T_C = 25°C	0.5	A
I_{FPB} (Note 2)	Forward Current (Peak)	T_C = 25°C, Under 1ms Pulse Width	1.5	A

THERMAL RESISTANCE

Symbol	Parameter	Conditions	Rating	Unit
		Inverter MOSFET part, (Per Module)	1.7	°C/W

TOTAL SYSTEM

Symbol	Parameter	Conditions	Rating	Unit
T_J	Operating Junction Temperature		−40 ~ 150	°C
T_{STG}	Storage Temperature		−40 ~ 125	°C
V_{ISO}	Isolation Voltage	60 Hz, Sinusoidal, 1 minute, Connection Pins to Heatsink	1500	V_{rms}

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. For the Measurement Point of Case Temperature T_C, Please refer to Figure 5.
2. Calculation Value or Design Factor.
3. Using continuously under heavy loads or excessive assembly conditions (e.g. the application of high temperature/ current/ voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/ current/ voltage, etc.) are within the absolute maximum ratings and the operating ranges.

FSB50825B/FSB50825BS

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Packing Type	Reel Size	Quantity
FSB50825B	FSB50825B	SPM5P–023	Rail	N/A	15
FSB50825BS	FSB50825BS	SPM5Q–023	Tape & Reel	330 mm	450

PIN DESCRIPTION

Pin No.	Pin Name	Pin Description
1	COM	IC Common Supply Ground
2	$V_{B(U)}$	Bias Voltage for U Phase High Side FRFET Driving
3	$V_{DD(U)}$	Bias Voltage for U Phase IC and Low Side FRFET Driving
4	$IN_{(UH)}$	Signal Input for U Phase High–side
5	$IN_{(UL)}$	Signal Input for U Phase Low–side
6	N.C	N.C
7	$V_{B(V)}$	Bias Voltage for V Phase High Side FRFET Driving
8	$V_{DD(V)}$	Bias Voltage for V Phase IC and Low Side FRFET Driving
9	$IN_{(VH)}$	Signal Input for V Phase High–side
10	$IN_{(VL)}$	Signal Input for V Phase Low–side
11	V_{TS}	Output for HVIC Temperature Sensing
12	$V_{B(W)}$	Bias Voltage for W Phase High Side FRFET Driving
13	$V_{DD(W)}$	Bias Voltage for W Phase IC and Low Side FRFET Driving
14	$IN_{(WH)}$	Signal Input for W Phase High–side
15	$IN_{(WL)}$	Signal Input for W Phase Low–side
16	N.C	N.C
17	P	Positive DC–Link Input
18	U, $V_{S(U)}$	Output for U Phase & Bias Voltage Ground for High Side FRFET Driving
19	N_U	Negative DC–Link Input for U Phase
20	N_V	Negative DC–Link Input for V Phase
21	V, $V_{S(V)}$	Output for V Phase & Bias Voltage Ground for High Side FRFET Driving
22	N_W	Negative DC–Link Input for W Phase
23	W, $V_{S(W)}$	Output for W Phase & Bias Voltage Ground for High Side FRFET Driving

FSB50825B/FSB50825BS

Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

NOTE: 4. Source Terminal of Each Low−Side MOSFET is Not Connected to Supply Ground or Bias Voltage Ground
Inside Motion SPM 5 product. External Connections Should be Made as Indicated in Figure 4

ELECTRICAL CHARACTERISTICS (T_J = 25°C, V_{DD} = V_{BS} = 15 V Unless Otherwise Specified)

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
INVERTER PART (Each MOSFET Unless Otherwise Specified)							
BV_{DSS}	Drain−Source Breakdown Voltage	V_{IN}= 0 V, I_D = 1 mA (Note 5)		250	–	–	V
I_{DSS}	Zero Gate Voltage Drain Current	V_{IN} = 0 V, V_{DS} = 250 V		–	–	1	mA
$R_{DS(on)}$	Static Drain−Source On−Resistance	V_{DD} = V_{BS} = 15 V, V_{IN} = 5 V, I_D = 2 A		–	0.37	0.55	Ω
V_{SD}	Drain−Source Diode Forward Voltage	V_{DD} = V_{BS} = 15 V, V_{IN} = 0 V, I_D = −2 A		–	–	1.1	V
t_{ON}	Switching Times	V_{PN} = 150 V, V_{DD} = V_{BS} = 15 V, I_D = 2 A ON / OFF R_G = 800 Ω / 200 Ω V_{IN} = 0 V ↔ 5 V, Inductive Load L= 3 mH High and Low−Side MOSFET Switching (Note 6)		–	330	–	ns
t_{OFF}				–	530	–	ns
t_{rr}				–	100	–	ns
E_{ON}				–	40	–	μJ
E_{OFF}				–	15	–	μJ
RBSOA	Reverse−Bias Safe Operating Area	V_{PN} = 200 V, V_{DD} = V_{BS} = 15 V, I_D = I_{DP}, V_{DS}=BV_{DSS}, T_J = 150°C High− and Low−Side MOSFET Switching (Note 7)		Full Square			
CONTROL PART (Each HVIC Unless Otherwise Specified)							
I_{QDD}	Quiescent V_{DD} Current	V_{DD} = 15 V, V_{IN} = 0 V	Applied Between V_{DD} and COM	–	–	200	μA
I_{QBS}	Quiescent V_{BS} Current	V_{BS} = 15 V, V_{IN} = 0 V	Applied Between $V_{B(U)}$−U, $V_{B(V)}$−V, $V_{B(W)}$−W	–	–	100	μA
I_{PDD}	Operating V_{DD} Supply Current	V_{DD} – COM	V_{DD} = 15 V, f_{PWM} = 20 kHz, duty = 50%, Applied to One PWM Signal Input for Low−Side			900	μA
I_{PBS}	Operating V_{BS} Supply Current	$V_{B(U)}$ – $V_{S(U)}$, $V_{B(V)}$ – $V_{S(V)}$, $V_{B(W)}$ – $V_{S(W)}$	V_{DD} = V_{BS} = 15 V, f_{PWM} = 20 kHz, Duty = 50%, Applied to One PWM Signal Input for High−Side			800	μA
UV_{DDD}	Low−Side Undervoltage Protection (Figure 8)	V_{DD} Undervoltage Protection Detection Level		7.4	8.0	9.4	V
UV_{DDR}		V_{DD} Undervoltage Protection Reset Level		8.0	8.9	9.8	V
UV_{BSD}	High−Side Undervoltage Protection (Figure 9)	V_{BS} Undervoltage Protection Detection Level		7.4	8.0	9.4	V
UV_{BSR}		V_{BS} Undervoltage Protection Reset Level		8.0	8.9	9.8	V
V_{TS}	HVIC Temperature sensing voltage output	V_{DD}=15 V, T_{HVIC}= 25°C (Note 8)		600	790	980	mV
V_{IH}	ON Threshold Voltage	Logic High Level	Applied between IN and COM	–	–	2.9	V
V_{IL}	OFF Threshold Voltage	Logic Low Level		0.8	–	–	V

ELECTRICAL CHARACTERISTICS (T_J = 25°C, V_{DD} = V_{BS} = 15 V Unless Otherwise Specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BOOTSTRAP DIODE PART (Each Bootstrap Diode Unless Otherwise Specified)						
V_{FB}	Forward Voltage	I_F = 0.1 A, T_C = 25°C (Note 9)	–	2.5	–	V
t_{rrB}	Reverse Recovery Time	I_F = 0.1 A, T_C = 25°C	–	80	–	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Conditions	Value			Unit
			Min.	Typ.	Max.	
V_{PN}	Supply Voltage	Applied Between P and N	–	150	200	V
V_{DD}	Control Supply Voltage	Applied Between V_{DD} and COM	13.5	15	16.5	V
V_{BS}	High−Side Bias Voltage	Applied Between V_B and V_S	13.5	15	16.5	V
$V_{IN(ON)}$	Input ON Threshold Voltage	Applied Between IN and COM	3.0	–	V_{DD}	V
$V_{IN(OFF)}$	Input OFF Threshold Voltage		0	–	0.6	V
t_{dead}	Blanking Time for Preventing Arm−Short	$V_{DD} = V_{BS} = 13.5 \sim 16.5$ V, $T_J \leq 150°C$	1.0	–	–	μS
f_{PWM}	PWM Switching Frequency	$T_J \leq 150°C$	–	15	–	kHz

Built in Bootstrap Diode V_F–I_F Characteristic

Tc=25°C

Figure 2. Built in Bootstrap Diode Characteristics (Typ.)

NOTE: 5. BV_{DSS} is the Absolute Maximum Voltage Rating Between Drain and Source Terminal of Each MOSFET Inside Motion SPM 5 product. V_{PN} Should be Sufficiently Less Than This Value Considering the Effect of the Stray Inductance so that V_{DS} Should Not Exceed BV_{DSS} in Any Case.
6. t_{ON} and t_{OFF} Include the Propagation Delay Time of the Internal Drive IC. Listed Values are Measured at the Laboratory Test Condition, and They Can be Different According to the Field Applications Due to the Effect of Different Printed Circuit Boards and Wirings. Please see Figure 7 for the Switching Time Definition with the Switching Test Circuit of Figure 7.
7. The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 6 for the RBSOA test circuit that is same as the switching test circuit.
8. V_{TS} is only for sensing temperature of module and cannot shutdown MOSFETs automatically.
9. Built in bootstrap diode includes around 15 Ω resistance characteristic. Please refer to Figure 2.

These values depend on PWM control algorithm

HIN	LIN	Output	Note
0	0	Z	Both FRFET Off
0	1	0	Low side FRFET On
1	0	V_{DC}	High side FRFET On
1	1	Forbidden	Shoot through
Open	Open	Z	Same as (0,0)

Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters

NOTE: 10. Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.

11. RC–coupling (R_5 and C_5) and C_4 at each input of Motion SPM 5 product and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge–noise.

12. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge–voltage. Bypass capacitors such as C_1, C_2 and C_3 should have good high–frequency characteristics to absorb high–frequency ripple–current.

Figure 4. Case Temperature Measurement

NOTE: 13. Attach the thermocouple on top of the heat–sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.

Figure 5. Temperature Profile of V_{TS} (Typical)

(a) Turn-on

(b) Turn−off

Figure 6. Switching Time Definitions

One Leg Diagram of Motion SPM ® 5 Product

Figure 7. Switching and RBSOA (Single−Pulse) Test Circuit (Low−side)

FSB50825B/FSB50825BS

Input Signal

UV Protection Status   RESET   SET   RESET

Low−side Supply, V_{DD}

UV_{DDR}

UV_{DDD}

MOSFET Current

Figure 8. Under−Voltage Protection (Low−Side)

Input Signal

UV Protection Status   RESET   SET   RESET

High−side Supply, V_{BS}

UV_{BSR}

UV_{BSD}

MOSFET Current

Figure 9. Under−Voltage Protection (High−Side)

Figure 10. Example of Application Circuit

NOTE: 14. About pin position, refer to Figure 1.
15. RC−coupling (R_5 and C_5, R_4 and C_6) and C_4 at each input of Motion SPM 5 product and MCU are useful to prevent improper input signal caused by surge−noise.
16. The voltage−drop across R_3 affects the low−side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low−side MOSFET. For this reason, the voltage−drop across R_3 should be less than 1 V in the steady−state.
17. Ground−wires and output terminals, should be thick and short in order to avoid surge−voltage and malfunction of HVIC.
18. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high−frequency ripple current.

SPM is a registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

SPM5E−023 / 23LD, PDD STD, FULL PACK, DIP TYPE
CASE MODEJ
ISSUE O

DATE 31 JAN 2017

Max 1.00

0.50±0.10 16X

(0.20) 13X

(1.165)

15X1.778=26.67±0.30

(1.165)

13.34±0.30

13.34±0.30

1

16

12.00±0.20

17

23

(2.275)

12.23±0.30

13.13±0.30

(1.375)

29.00±0.20

(1.80)

(1.00)

0.60
0.45

(R0.40)

14.00

14.55±0.30

3°~5°

3.30
2.90

(6.05)

1.95±0.30

3.90±0.30 2X

2.48±0.30

3.90±0.30 4X

(0.17)

17

19

23

2.95±0.50

(0.30)

0.60±0.10 5X

0.50±0.10 2X
PIN19,20

Max 1.00

NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE DOES NOT COMPLY
   TO ANY CURRENT PACKAGING STANDARD
B) ALL DIMENSIONS ARE IN MILLIMETERS
C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
   MOLD FLASH, AND TIE BAR EXTRUSIONS
D) ( ) IS REFERENCE

DOCUMENT NUMBER:	98AON13543G		
DESCRIPTION:	SPM5E−023 / 23LD, PDD STD, FULL PACK, DIP TYPE		PAGE 1 OF 1

SPM5H−023 / 23LD MODULE, SPM23−BD (Ver1.5) SMD TYPE
CASE MODEM
ISSUE A

DATE 28 MAR 2025

Max 1.00

0.50±0.10 16X

(1.165)   15X1.778=26.67±0.30   (1.165)

13.34±0.30   13.34±0.30

1   16

12.00±0.20

17   23

(2.275)   12.23±0.30   13.13±0.30   (1.375)

29.00±0.20

(1.80)
(1.00)

0.60
0.45

(R0.40)

Max 3.50

17.00±0.20

GAGE PLANE

0.508

(2.50)

2~8°

0.30
0.05

SEATING PLANE

1.50±0.20

(1.30)

3.15±0.20

1.95±0.30

3.90±0.30 2X   2.48±0.30   3.90±0.30 4X

17   19   23

0.60±0.10 5X   0.50±0.10 2X
Max 1.00   PIN19,20

2.80
1.778 15X   0.889

1   16

7.55

1.3

7.55

3.90 2X   3.90 4X

17   23

1.95

2.475

LAND PATTERN RECOMMENDATIONS

NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE DOES NOT COMPLY
TO ANY CURRENT PACKAGING STANDARD
B) ALL DIMENSIONS ARE IN MILLIMETERS
C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR EXTRUSIONS
D) ( ) IS REFERENCE

GENERIC
MARKING DIAGRAM*

XXXXXXXXXXXXXXX
AZZ   YWW

XXXX = Specific Device Code
A   = Assembly Location
ZZ   = Assembly Lot Code
Y   = Year
WW   = Work Week

*This information is generic. Please refer to
device data sheet for actual part marking.
Pb−Free indicator, "G" or microdot "▪", may
or may not be present. Some products may
not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13546G		
DESCRIPTION:	SPM5H−023 / 23LD MODULE, SPM23−BD (Ver1.5) SMD TYPE		PAGE 1 OF 1

ADDITIONAL INFORMATION

◊