IGBT - NPT
1200 V

HGTG18N120BND

Description

HGTG18N120BND is based on Non− Punch Through (NPT) IGBT designs. The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: UPS, solar inverter, motor control and power supplies.

Features

- 26 A, 1200 V, T_C = 110°C
- Low Saturation Voltage: V_{CE}(sat) = 2.45 V @ I_C = 18 A
- Typical Fall Time . . . . . 140 ns at T_J = 150°C
- Short Circuit Rating
- Low Conduction Loss
- This Device is Pb−Free

ON Semiconductor®

www.onsemi.com





TO−247−3LD
CASE 340CK

MARKING DIAGRAM



$Y	= ON Semiconductor Logo
&Z	= Assembly Plant Code
&3	= Numeric Date Code
&K	= Lot Code
18N120BND	= Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Symbol	Description		Ratings	Unit
BV_{CES}	Collector to Emitter Voltage		1200	V
I_C	Collector Current Continuous	T_C = 25°C	54	A
		T_C = 110°C	26	A
I_{CM}	Collector Current Pulsed (Note 1)	T_C = 25°C	160	A
V_{GES}	Gate to Emitter Voltage Continuous		±20	V
V_{GEM}	Gate to Emitter Voltage Pulsed		±30	V
SSOA	Switching Safe Operating Area at T_J = 150°C (Figure 2)		100 A at 1200 V	
P_D	Power Dissipation Total	T_C = 25°C	390	W
	Power Dissipation Derating	T_C > 25°C	3.12	W/°C
$T_{J,}$ T_{STG}	Operating and Storage Junction Temperature Range		−55 to +150	°C
T_L	Maximum Lead Temp. for Soldering		260	°C
T_{SC}	Short Circuit Withstand Time (Note 2)	V_{GE} = 15 V	8	μs
	Short Circuit Withstand Time (Note 2)	V_{GE} = 12 V	15	μs

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Pulse width limited by maximum junction temperature.
2. $V_{CE(PK)}$ = 960 V, T_J = 125°C, R_G = 3 Ω.

PACKAGE MARKING AND ORDERING INFORMATION

Part Number	Top Mark	Package	Packing Method	Shipping
HGTG18N120BND	18N120BND	TO−247	Tube	450/Tube

ELECTRICAL CHARACTERISTICS OF THE IGBT (T_C = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV_{CES}	Collector to Emitter Breakdown Voltage	I_C = 250 μA, V_{GE} = 0 V	1200	–	–	V
BV_{ECS}	Emitter to Collector Breakdown Voltage	I_C = 10 mA, V_{GE} = 0 V	15	–	–	V
I_{CES}	Collector to Emitter Leakage Current	V_{CE} = 1200 V, T_C = 25°C	–	–	250	μA
		V_{GE} = 1200 V, T_C = 125°C	–	300	–	μA
		V_{GE} = 1200 V, T_C = 150°C	–	–	4	mA
$V_{CE(SAT)}$	Collector to Emitter Saturation Voltage	I_C = 18 A, V_{GE} = 15 V, T_C = 25°C	–	2.45	2.7	V
		I_C = 18 A, V_{GE} = 15 V, T_C = 150°C	–	3.8	4.2	V
$V_{GE(th)}$	Gate to Emitter Threshold Voltage	I_C = 150 μA, V_{CE} = V_{GE}	6.0	7.0	–	V
I_{GES}	Gate to Emitter Leakage Current	V_{GE} = ±20 V	–	–	±250	nA
SSOA	Switching SOA	T_J = 150°C, R_G = 3 Ω, V_{GE} = 15 V, L = 200 μH, $V_{CE(PK)}$ = 1200 V	100		–	A
V_{GEP}	Gate to Emitter Leakage Current	I_C = 18 A, V_{CE} = 600 V	–	10.5	–	V
$Q_{G(ON)}$	On−State Gate Charge	I_C = 18 A, V_{CE} = 600 V, V_{GE} = 15 V	–	165	200	nC
		I_C = 18 A, V_{CE} = 600 V, V_{GE} = 20 V	–	220	250	nC

ELECTRICAL CHARACTERISTICS OF THE IGBT (T_C = 25°C unless otherwise noted) (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$T_{d(on)I}$	Current Turn−On Delay Time	IGBT and Diode at T_J = 25°C I_{CE} = 18 A V_{CE} = 960 V V_{GE} = 15 V R_G = 3 Ω L = 1 mH Test Circuit (Figure 20)	–	23	28	ns
T_{rI}	Current Rise Time		–	17	22	ns
$T_{d(off)I}$	Current Turn−Off Delay Time		–	170	200	ns
T_{fI}	Current Fall Time		–	90	140	ns
E_{on}	Turn−On Energy		–	1.9	2.4	mJ
E_{off}	Turn−Off Energy (Note 3)		–	1.8	2.2	mJ
$T_{d(on)I}$	Current Turn−On Delay Time	IGBT and Diode at T_J = 150°C I_{CE} = 18 A V_{CE} = 960 V V_{GE} = 15 V R_G = 3 Ω L = 1 mH Test Circuit (Figure 20)	–	21	26	ns
T_{rI}	Current Rise Time		–	17	22	ns
$T_{d(off)}$	Current Turn−Off Delay Time		–	205	240	ns
T_{fI}	Current Fall Time		–	140	200	ns
E_{on}	Turn−On Energy		–	3.7	4.9	mJ
E_{off}	Turn−Off Energy (Note 3)		–	2.6	3.1	mJ
V_{EC}	Diode Forward Voltage	I_{EC} = 18 A	–	2.6	3.2	V
t_{rr}	Diode Reverse Recovery Time	I_{EC} = 18 A, $dI_{EC/dt}$ = 200 A/μs	–	60	75	ns
		I_{EC} = 2 A, $dI_{EC/dt}$ = 200 A/μs	–	44	55	ns
$R_{\theta JC}$	Thermal Resistance Junction To Case	IGBT	–	–	0.32	°C/W
		Diode	–	–	0.75	°C/W

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Turn−Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0 A). All devices were tested per JEDEC Standard No. 24−1 Method for Measurement of Power Device Turn−Off Switching Loss. This test method produces the true total Turn−Off Energy Loss.

TYPICAL PERFORMANCE CURVES



Figure 1. DC Collector Current vs. Case Temperature



Figure 2. Minimum Switching Safe Operating Area



Figure 3. Operating Frequency vs. Collector to Emitter Current



Figure 4. Short Circuit Withstand Time



Figure 5. Collector to Emitter On−State Voltage



Figure 6. Collector to Emitter On−State Voltage

TYPICAL PERFORMANCE CURVES (Continued)



Figure 7. Turn−on Energy Loss vs. Collector to Emitter Current



Figure 8. Turn−off Energy Loss vs. Collector to Emitter Current



Figure 9. Turn−on Delay Time vs. Collector to Emitter Current



Figure 10. Turn−on Rise Time vs. Collector to Emitter Current



Figure 11. Turn−off Delay Time vs. Collector to Emitter Current



Figure 12. Fall Time vs. Collector to Emitter Current

TYPICAL PERFORMANCE CURVES (Continued)



Figure 13. Transfer Characteristics



Figure 14. Gate Charge Waveforms



Figure 15. Capacitance vs. Collector to Emitter Voltage



Figure 16. Collector to Emitter On−State Voltage



Figure 17. Normalized Transient Thermal Response, Junction to Case

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 18. Diode Forward Current vs. Forward Voltage Drop



Figure 19. Recovery Times vs. Forward Current

TEST CIRCUITS AND WAVEFORMS



Figure 20. Inductive Switching Test Circuits



Figure 21. Switching Test Waveforms

HANDLING PRECAUTIONS FOR IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate−insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means − for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
5. Gate Voltage Rating − Never exceed the gate−voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
6. Gate Termination − The gates of these devices are essentially capacitors. Circuits that leave the gate open−circuited or floating should be avoided. These conditions can result in turn−on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
7. Gate Protection − These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

OPERATING FREQUENCY INFORMATION

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows f_{MAX1} or f_{MAX2}; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

f_{MAX1} is defined by $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$. Deadtime (the denominator) has been arbitrarily held to 10% of the on−state time for a 50% duty factor. Other definitions are possible. $t_{d(OFF)I}$ and $t_{d(ON)I}$ are defined in Figure 21. Device turn−off delay can establish an additional frequency limiting condition for an application other than T_{JM}. $t_{d(OFF)I}$ is important when controlling output ripple under a lightly loaded condition.

f_{MAX2} is defined by $f_{MAX2} = (P_D - P_C)/(E_{OFF} + E_{ON})$. The allowable dissipation (P_D) is defined by $P_D = (T_{JM} - T_C)/R_{\theta JC}$. The sum of device switching and conduction losses must not exceed P_D. A 50% duty factor was used (Figure 3) and the conduction losses (P_C) are approximated by $P_C = (V_{CE} \times I_{CE})/2$.

E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 21. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn−on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn−off. All tail losses are included in the calculation for E_{OFF}; i.e., the collector current equals zero ($I_{CE} = 0$).

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

TO−247−3LD SHORT LEAD
CASE 340CK
ISSUE A

DATE 31 JAN 2019



DIM	MILLIMETERS		
	MIN	NOM	MAX
A	4.58	4.70	4.82
A1	2.20	2.40	2.60
A2	1.40	1.50	1.60
b	1.17	1.26	1.35
b2	1.53	1.65	1.77
b4	2.42	2.54	2.66
c	0.51	0.61	0.71
D	20.32	20.57	20.82
D1	13.08	~	~
D2	0.51	0.93	1.35
E	15.37	15.62	15.87
E1	12.81	~	~
E2	4.96	5.08	5.20
e	~	5.56	~
L	15.75	16.00	16.25
L1	3.69	3.81	3.93
ØP	3.51	3.58	3.65
ØP1	6.60	6.80	7.00
Q	5.34	5.46	5.58
S	5.34	5.46	5.58

NOTES: UNLESS OTHERWISE SPECIFIED.

A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
B. ALL DIMENSIONS ARE IN MILLIMETERS.
C. DRAWING CONFORMS TO ASME Y14.5 - 2009.
D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

GENERIC
MARKING DIAGRAM*



XXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “▪”, may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	**98AON13851G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**TO−247−3LD SHORT LEAD**	**PAGE 1 OF 1**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales