

# Dual J-K Flip-Flop with Set and Reset

## High-Performance Silicon-Gate CMOS

### MC74HC112A


The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

Each flip-flop is negative-edge clocked and has active-low asynchronous Set and Reset inputs.


The HC112A is identical in function to the HC76, but has a different pinout.

#### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Similar in Function to the LS112 Except When Set and Reset are Low Simultaneously
- Chip Complexity: 100 FETs or 25 Equivalent Gates
- These are Pb-Free Devices



SOIC-16  
D SUFFIX  
CASE 751B




TSSOP-16  
DT SUFFIX  
CASE 948F



QFN16  
MN SUFFIX  
CASE 485AW

#### MARKING DIAGRAMS



A = Assembly Location  
 WL, L = Wafer Lot  
 YY, Y = Year  
 WW, W = Work Week  
 G or ■ = Pb-Free Package  
 (Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MC74HC112A




Figure 1. Pin Assignment

## FUNCTION TABLE

| Inputs |       |       |   |   | Outputs   |           |
|--------|-------|-------|---|---|-----------|-----------|
| Set    | Reset | Clock | J | K | Q         | Q̄        |
| L      | H     | X     | X | X | H         | L         |
| H      | L     | X     | X | X | L         | H         |
| L      | L     | X     | X | X | L*        | L*        |
| H      | H     | ~     | L | L | No Change | No Change |
| H      | H     | ~     | L | H | L         | H         |
| H      | H     | ~     | H | L | H         | L         |
| H      | H     | ~     | H | H | Toggle    | Toggle    |
| H      | H     | L     | X | X | No Change | No Change |
| H      | H     | H     | X | X | No Change | No Change |
| H      | H     | ~     | X | X | No Change | No Change |

\*Both outputs will remain low as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.




Figure 2. Logic Diagram

# MC74HC112A

## MAXIMUM RATINGS

| Symbol        | Parameter                                                                  | Value                  | Unit |
|---------------|----------------------------------------------------------------------------|------------------------|------|
| $V_{CC}$      | DC Supply Voltage                                                          | -0.5 to +6.5           | V    |
| $V_{IN}$      | DC Input Voltage                                                           | -0.5 to $V_{CC} + 0.5$ | V    |
| $V_{OUT}$     | DC Output Voltage                                                          | -0.5 to $V_{CC} + 0.5$ | V    |
| $I_{IN}$      | DC Input Current, per Pin                                                  | $\pm 20$               | mA   |
| $I_{OUT}$     | DC Output Current, per Pin                                                 | $\pm 25$               | mA   |
| $I_{CC}$      | DC Supply Current, $V_{CC}$ and GND Pins                                   | $\pm 50$               | mA   |
| $I_{IK}$      | Input Clamp Current ( $V_{IN} < 0$ or $V_{IN} > V_{CC}$ )                  | $\pm 20$               | mA   |
| $I_{OK}$      | Output Clamp Current ( $V_{OUT} < 0$ or $V_{OUT} > V_{CC}$ )               | $\pm 20$               | mA   |
| $T_{STG}$     | Storage Temperature                                                        | -65 to +150            | °C   |
| $T_L$         | Lead Temperature, 1 mm from Case for 10 Seconds                            | 260                    | °C   |
| $T_J$         | Junction Temperature Under Bias                                            | $\pm 150$              | °C   |
| $\theta_{JA}$ | Thermal Resistance (Note 1)<br>SOIC-16<br>QFN16<br>TSSOP-16                | 126<br>118<br>159      | °C/W |
| $P_D$         | Power Dissipation in Still Air at 25°C<br>SOIC-16<br>QFN16<br>TSSOP-16     | 995<br>1062<br>787     | mW   |
| MSL           | Moisture Sensitivity                                                       | Level 1                | -    |
| $F_R$         | Flammability Rating<br>Oxygen Index: 28 to 34                              | UL 94 V-0 @ 0.125 in   | -    |
| $V_{ESD}$     | ESD Withstand Voltage (Note 2)<br>Human Body Model<br>Charged Device Model | > 2000<br>N/A          | V    |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
2. HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

## RECOMMENDED OPERATING CONDITIONS

| Symbol            | Parameter                                                                            | Min         | Max                | Unit |
|-------------------|--------------------------------------------------------------------------------------|-------------|--------------------|------|
| $V_{CC}$          | DC Supply Voltage                                                                    | 2.0         | 6.0                | V    |
| $V_{in}, V_{out}$ | DC Input Voltage, Output Voltage                                                     | 0           | $V_{CC}$           | V    |
| $T_A$             | Operating Temperature                                                                | -55         | +125               | °C   |
| $t_r, t_f$        | Input Rise and Fall Time<br>$V_{CC} = 2.0$ V<br>$V_{CC} = 4.5$ V<br>$V_{CC} = 6.0$ V | 0<br>0<br>0 | 1000<br>500<br>400 | ns   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

3. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

# MC74HC112A

## DC ELECTRICAL CHARACTERISTICS

| Symbol          | Parameter                                      | Test Conditions                                                                                                   | V <sub>CC</sub><br>V | Guaranteed Limit   |                    |                    | Unit |
|-----------------|------------------------------------------------|-------------------------------------------------------------------------------------------------------------------|----------------------|--------------------|--------------------|--------------------|------|
|                 |                                                |                                                                                                                   |                      | -55 to<br>25°C     | ≤ 85°C             | ≤ 125°C            |      |
| V <sub>IH</sub> | Minimum High-Level Input Voltage               | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                                | 2.0<br>4.5<br>6.0    | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | 1.5<br>3.15<br>4.2 | V    |
| V <sub>IL</sub> | Maximum Low-Level Input Voltage                | V <sub>out</sub> = 0.1 V or V <sub>CC</sub> - 0.1 V<br> I <sub>out</sub>   ≤ 20 μA                                | 2.0<br>4.5<br>6.0    | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | 0.3<br>0.9<br>1.2  | V    |
| V <sub>OH</sub> | Minimum High-Level Output Voltage              | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0<br>4.5<br>6.0    | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | 1.9<br>4.4<br>5.9  | V    |
|                 |                                                | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 3.98<br>5.48       | 3.84<br>5.34       | 3.70<br>5.20       |      |
| V <sub>OL</sub> | Maximum Low-Level Output Voltage               | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub><br> I <sub>out</sub>   ≤ 20 μA                               | 2.0<br>4.5<br>6.0    | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | 0.1<br>0.1<br>0.1  | V    |
|                 |                                                | V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 4.0 mA<br> I <sub>out</sub>   ≤ 5.2 mA | 4.5<br>6.0           | 0.26<br>0.26       | 0.33<br>0.33       | 0.40<br>0.40       |      |
| I <sub>in</sub> | Maximum Input Leakage Current                  | V <sub>in</sub> = V <sub>CC</sub> or GND                                                                          | 6.0                  | ±0.1               | ±1.0               | ±1.0               | μA   |
| I <sub>CC</sub> | Maximum Quiescent Supply Current (per Package) | V <sub>in</sub> = V <sub>CC</sub> or GND<br>I <sub>out</sub> = 0 μA                                               | 6.0                  | 4                  | 40                 | 80                 | μA   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## AC ELECTRICAL CHARACTERISTICS

| Symbol                                 | Parameter                                                               | V <sub>CC</sub><br>V | Guaranteed Limit |                 |                 | Unit |
|----------------------------------------|-------------------------------------------------------------------------|----------------------|------------------|-----------------|-----------------|------|
|                                        |                                                                         |                      | -55 to<br>25°C   | ≤ 85°C          | ≤ 125°C         |      |
| f <sub>max</sub>                       | Maximum Clock Frequency (50% Duty Cycle)<br>(Figures 3 and 4)           | 2.0<br>4.5<br>6.0    | 6.0<br>30<br>35  | 4.8<br>24<br>28 | 4.0<br>20<br>24 | MHz  |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Clock to Q or $\bar{Q}$<br>(Figures 3 and 4) | 2.0<br>4.5<br>6.0    | 125<br>25<br>21  | 155<br>31<br>26 | 190<br>38<br>32 | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Reset to Q or $\bar{Q}$<br>(Figures 3 and 5) | 2.0<br>4.5<br>6.0    | 155<br>31<br>26  | 195<br>39<br>33 | 235<br>47<br>40 | ns   |
| t <sub>PLH</sub> ,<br>t <sub>PHL</sub> | Maximum Propagation Delay, Set to Q or $\bar{Q}$<br>(Figures 3 and 5)   | 2.0<br>4.5<br>6.0    | 165<br>33<br>28  | 205<br>41<br>35 | 250<br>50<br>43 | ns   |
| t <sub>TLH</sub> ,<br>t <sub>THL</sub> | Maximum Output Transition Time, Any Output<br>(Figures 3 and 4)         | 2.0<br>4.5<br>6.0    | 75<br>15<br>13   | 95<br>19<br>16  | 110<br>22<br>19 | ns   |
| C <sub>in</sub>                        | Maximum Input Capacitance                                               | —                    | 10               | 10              | 10              | pF   |

| C <sub>PD</sub> | Power Dissipation Capacitance (Per Flip-Flop)* | Typical @ 25°C, V <sub>CC</sub> = 5.0 V | pF |
|-----------------|------------------------------------------------|-----------------------------------------|----|
|                 |                                                | 35                                      |    |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

\*Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.


# MC74HC112A

## TIMING REQUIREMENTS

| Symbol                          | Parameter                                                           | V <sub>CC</sub><br>V | Guaranteed Limit   |                    |                    | Unit |
|---------------------------------|---------------------------------------------------------------------|----------------------|--------------------|--------------------|--------------------|------|
|                                 |                                                                     |                      | −55 to<br>25°C     | ≤ 85°C             | ≤ 125°C            |      |
| t <sub>su</sub>                 | Minimum Setup Time, J or K to Clock<br>(Figure 6)                   | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |
| t <sub>h</sub>                  | Minimum Hold Time, Clock to J or K<br>(Figure 6)                    | 2.0<br>4.5<br>6.0    | 3<br>3<br>3        | 3<br>3<br>3        | 3<br>3<br>3        | ns   |
| t <sub>rec</sub>                | Minimum Recovery Time, Set or Reset Inactive to Clock<br>(Figure 5) | 2.0<br>4.5<br>6.0    | 100<br>20<br>17    | 125<br>25<br>21    | 150<br>30<br>26    | ns   |
| t <sub>w</sub>                  | Minimum Pulse Width, Clock<br>(Figure 4)                            | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |
| t <sub>w</sub>                  | Minimum Pulse Width, Set or Reset<br>(Figure 5)                     | 2.0<br>4.5<br>6.0    | 80<br>16<br>14     | 100<br>20<br>17    | 120<br>24<br>20    | ns   |
| t <sub>r</sub> , t <sub>f</sub> | Maximum Input Rise and Fall Times<br>(Figure 4)                     | 2.0<br>4.5<br>6.0    | 1000<br>500<br>400 | 1000<br>500<br>400 | 1000<br>500<br>400 | ns   |

# MC74HC112A

## SWITCHING WAVEFORMS



\*C<sub>L</sub> Includes probe and jig capacitance

| Test                                | Switch Position | C <sub>L</sub> | R <sub>L</sub> |
|-------------------------------------|-----------------|----------------|----------------|
| t <sub>PLH</sub> / t <sub>PHL</sub> | Open            | 50 pF          | 1 kΩ           |
| t <sub>PLZ</sub> / t <sub>PZL</sub> | V <sub>CC</sub> |                |                |
| t <sub>PHZ</sub> / t <sub>PZH</sub> | GND             |                |                |

Figure 3. Test Circuit




Figure 4.




Figure 5.




Figure 6.

## MC74HC112A




Figure 7. Expanded Logic Diagram

### ORDERING INFORMATION

| Device          | Marking    | Package  | Shipping <sup>†</sup> |
|-----------------|------------|----------|-----------------------|
| MC74HC112ADR2G  | HC112AG    | SOIC-16  | 2500 / Tape & Reel    |
| MC74HC112ADTG   | HC<br>112A | TSSOP-16 | 96 Units / Rail       |
| MC74HC112ADTR2G | HC<br>112A | TSSOP-16 | 2500 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*-Q Suffix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# MC74HC112A



## PACKAGE DIMENSIONS



SCALE 2:1

QFN16, 2.5x3.5, 0.5P  
CASE 485AW  
ISSUE O

DATE 11 DEC 2008



**DETAIL A**  
ALTERNATE TERMINAL  
CONSTRUCTIONS




**DETAIL B**  
ALTERNATE  
CONSTRUCTIONS

### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSIONS b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| MILLIMETERS |      |      |
|-------------|------|------|
| DIM         | MIN  | MAX  |
| A           | 0.80 | 1.00 |
| A1          | 0.00 | 0.05 |
| A3          | 0.20 | REF  |
| b           | 0.20 | 0.30 |
| D           | 2.50 | BSC  |
| D2          | 0.85 | 1.15 |
| E           | 3.50 | BSC  |
| E2          | 1.85 | 2.15 |
| e           | 0.50 | BSC  |
| K           | 0.20 | ---  |
| L           | 0.35 | 0.45 |
| L1          | ---  | 0.15 |

### GENERIC MARKING DIAGRAM\*




- XXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

### RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


**SOIC-16 9.90x3.90x1.37 1.27P**  
**CASE 751B**  
**ISSUE M**


DATE 18 OCT 2024

## NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.



| MILLIMETERS                    |          |      |      |
|--------------------------------|----------|------|------|
| DIM                            | MIN      | NOM  | MAX  |
| A                              | 1.35     | 1.55 | 1.75 |
| A1                             | 0.10     | 0.18 | 0.25 |
| A2                             | 1.25     | 1.37 | 1.50 |
| b                              | 0.35     | 0.42 | 0.49 |
| c                              | 0.19     | 0.22 | 0.25 |
| D                              | 9.90 BSC |      |      |
| E                              | 6.00 BSC |      |      |
| E1                             | 3.90 BSC |      |      |
| e                              | 1.27 BSC |      |      |
| h                              | 0.25     | ---  | 0.50 |
| L                              | 0.40     | 0.83 | 1.25 |
| L1                             | 1.05 REF |      |      |
| θ                              | 0°       | ---  | 7°   |
| TOLERANCE OF FORM AND POSITION |          |      |      |
| aaa                            | 0.10     |      |      |
| bbb                            | 0.20     |      |      |
| ccc                            | 0.10     |      |      |
| ddd                            | 0.25     |      |      |
| eee                            | 0.10     |      |      |



\*FOR ADDITIONAL INFORMATION ON OUR  
PB-FREE STRATEGY AND SOLDERING DETAILS,  
PLEASE DOWNLOAD THE onsemi SOLDERING  
AND MOUNTING TECHNIQUES REFERENCE  
MANUAL, SOLDERM/D


|                         |                                     |                                                                                                                                                                                     |
|-------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42566B</b>                  | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-16 9.90X3.90X1.37 1.27P</b> | <b>PAGE 1 OF 2</b>                                                                                                                                                                  |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P  
CASE 751B  
ISSUE M

DATE 18 OCT 2024

GENERIC  
MARKING DIAGRAM\*




XXXXX = Specific Device Code  
A = Assembly Location  
WL = Wafer Lot  
Y = Year  
WW = Work Week  
G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.


|                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                    |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>STYLE 1:</b><br>PIN 1. COLLECTOR<br>2. BASE<br>3. EMITTER<br>4. NO CONNECTION<br>5. EMITTER<br>6. BASE<br>7. COLLECTOR<br>8. COLLECTOR<br>9. BASE<br>10. EMITTER<br>11. NO CONNECTION<br>12. EMITTER<br>13. BASE<br>14. COLLECTOR<br>15. EMITTER<br>16. COLLECTOR                           | <b>STYLE 2:</b><br>PIN 1. CATHODE<br>2. ANODE<br>3. NO CONNECTION<br>4. CATHODE<br>5. CATHODE<br>6. NO CONNECTION<br>7. ANODE<br>8. CATHODE<br>9. CATHODE<br>10. ANODE<br>11. NO CONNECTION<br>12. CATHODE<br>13. CATHODE<br>14. NO CONNECTION<br>15. ANODE<br>16. CATHODE | <b>STYLE 3:</b><br>PIN 1. COLLECTOR, DYE #1<br>2. BASE, #1<br>3. EMITTER, #1<br>4. COLLECTOR, #1<br>5. COLLECTOR, #2<br>6. BASE, #2<br>7. EMITTER, #2<br>8. COLLECTOR, #2<br>9. COLLECTOR, #3<br>10. BASE, #3<br>11. EMITTER, #3<br>12. COLLECTOR, #3<br>13. COLLECTOR, #4<br>14. BASE, #4<br>15. EMITTER, #4<br>16. COLLECTOR, #4                                                                                         | <b>STYLE 4:</b><br>PIN 1. COLLECTOR, DYE #1<br>2. COLLECTOR, #1<br>3. COLLECTOR, #2<br>4. COLLECTOR, #2<br>5. COLLECTOR, #3<br>6. COLLECTOR, #3<br>7. COLLECTOR, #4<br>8. COLLECTOR, #4<br>9. BASE, #4<br>10. EMITTER, #4<br>11. BASE, #3<br>12. EMITTER, #3<br>13. BASE, #2<br>14. EMITTER, #2<br>15. BASE, #1<br>16. EMITTER, #1 |
| <b>STYLE 5:</b><br>PIN 1. DRAIN, DYE #1<br>2. DRAIN, #1<br>3. DRAIN, #2<br>4. DRAIN, #2<br>5. DRAIN, #3<br>6. DRAIN, #3<br>7. DRAIN, #4<br>8. DRAIN, #4<br>9. GATE, #4<br>10. SOURCE, #4<br>11. GATE, #3<br>12. SOURCE, #3<br>13. GATE, #2<br>14. SOURCE, #2<br>15. GATE, #1<br>16. SOURCE, #1 | <b>STYLE 6:</b><br>PIN 1. CATHODE<br>2. CATHODE<br>3. CATHODE<br>4. CATHODE<br>5. CATHODE<br>6. CATHODE<br>7. CATHODE<br>8. CATHODE<br>9. ANODE<br>10. ANODE<br>11. ANODE<br>12. ANODE<br>13. ANODE<br>14. ANODE<br>15. ANODE<br>16. ANODE                                 | <b>STYLE 7:</b><br>PIN 1. SOURCE N-CH<br>2. COMMON DRAIN (OUTPUT)<br>3. COMMON DRAIN (OUTPUT)<br>4. GATE P-CH<br>5. COMMON DRAIN (OUTPUT)<br>6. COMMON DRAIN (OUTPUT)<br>7. COMMON DRAIN (OUTPUT)<br>8. SOURCE P-CH<br>9. SOURCE P-CH<br>10. COMMON DRAIN (OUTPUT)<br>11. COMMON DRAIN (OUTPUT)<br>12. COMMON DRAIN (OUTPUT)<br>13. GATE N-CH<br>14. COMMON DRAIN (OUTPUT)<br>15. COMMON DRAIN (OUTPUT)<br>16. SOURCE N-CH |                                                                                                                                                                                                                                                                                                                                    |

|                         |                                     |                                                                                                                                                                                     |
|-------------------------|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42566B</b>                  | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-16 9.90X3.90X1.37 1.27P</b> | <b>PAGE 2 OF 2</b>                                                                                                                                                                  |

**onsemi** and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.



**TSSOP-16 WB**  
**CASE 948F**  
**ISSUE B**

DATE 19 OCT 2006



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.90        | 5.10 | 0.193     | 0.200 |
| B   | 4.30        | 4.50 | 0.169     | 0.177 |
| C   | ---         | 1.20 | ---       | 0.047 |
| D   | 0.05        | 0.15 | 0.002     | 0.006 |
| F   | 0.50        | 0.75 | 0.020     | 0.030 |
| G   | 0.65 BSC    |      | 0.026 BSC |       |
| H   | 0.18        | 0.28 | 0.007     | 0.011 |
| J   | 0.09        | 0.20 | 0.004     | 0.008 |
| J1  | 0.09        | 0.16 | 0.004     | 0.006 |
| K   | 0.19        | 0.30 | 0.007     | 0.012 |
| K1  | 0.19        | 0.25 | 0.007     | 0.010 |
| L   | 6.40 BSC    |      | 0.252 BSC |       |
| M   | 0°          | 8°   | 0°        | 8°    |

**RECOMMENDED  
SOLDERING FOOTPRINT\***


\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**GENERIC  
MARKING DIAGRAM\***


XXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
G or ■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

|                         |                    |                                                                                                                                                                                  |
|-------------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>DOCUMENT NUMBER:</b> | <b>98ASH70247A</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>TSSOP-16</b>    | <b>PAGE 1 OF 1</b>                                                                                                                                                               |

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at  
[www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)