

Low-Voltage CMOS 16-Bit Transceiver

With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

MC74LCX16245

The MC74LCX16245 is a high performance, non-inverting 16-bit transceiver operating from a 1.65 to 5.5 V supply. The device is byte controlled. Each byte has separate Output Enable inputs which can be tied together for full 16-bit operation. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A $V_{\rm I}$ specification of 5.5 V allows MC74LCX16245 inputs to be safely driven from 5.0 V devices. The MC74LCX16245 is suitable for memory address driving and all TTL level bus oriented transceiver applications.

The 4.5 ns maximum propagation delays support high performance applications. Current drive capability is 24 mA at V_{CC} = 3.0 V for both A and B ports. The Transmit/Receive ($T/\overline{R}n$) inputs determine the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A ports to B ports; Receive (active-LOW) enables data from B to A ports. The Output Enable inputs (\overline{OEn}), when HIGH, disable both A and B ports by placing them in a HIGH Z condition.

Features


- Designed for 1.65 to 5.5 V V_{CC} Operation
- 4.5 ns Maximum t_{pd}
- 5.0 V Tolerant Interface Capability With 5.0 V TTL Logic
- Supports Live Insertion and Withdrawal
- I_{OFF} Specification Guarantees High Impedance When $V_{CC} = 0 \text{ V}$
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability at $V_{CC} = 3 \text{ V}$
- Near Zero Static Supply Current in All Three Logic States (20 μA) Substantially Reduces System Power Requirements

1

- Latchup Performance Exceeds 100 mA
- ESD Performance:
 - ♦ Human Body Model >2000 V
- These Devices are Pb-Free and are RoHS Compliant



MARKING DIAGRAM



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.




Figure 1. Pinout: 48-Lead (Top View)

Table 1. PIN NAMES

Pins	Function
<u>OEn</u>	Output Enable Inputs
T/Rn	Transmit/Receive Inputs
A0 – A15	Side A Inputs or 3-State Outputs
B0 – B15	Side B Inputs or 3-State Outputs




Figure 2. Logic Diagram

TRUTH TABLE

Inp	uts		Inputs		
OE1	T/R1	Outputs	OE2	T/R2	Outputs
L	L	Bus B0:7 Data to Bus A0:7	L	L	Bus B8:15 Data to Bus A8:15
L	Н	Bus A0:7 Data to Bus B0:7	L	Н	Bus A8:15 Data to Bus B8:15
Н	Х	High Z State on A0:7, B0:7	Н	Х	High Z State on A8:15, B8:15

H = High Voltage Level

L = Low Voltage Level

Z = High Impedance State

X = High or Low Voltage Level and Transitions Are Acceptable; for I_{CC} reasons, DO NOT FLOAT Inputs

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +6.5	V
V _{IN}	DC Input Voltage (Note 1)		-0.5 to +6.5	V
V _{OUT}		ctive-Mode (High or Low State) Tri-State Mode Power-Down Mode (V_{CC} = 0 V)	-0.5 to V _{CC} + 0.5 -0.5 to +6.5 -0.5 to +6.5	V
I _{IK}	DC Input Diode Current	V _{IN} < GND	-50	mA
lok	DC Output Diode Current	V _{OUT} < GND	-50	mA
ΙO	DC Output Source/Sink Current		±50	mA
I _{CC}	DC Supply Current per Supply Pin		±100	mA
I _{GND}	DC Supply Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 secs		260	°C
TJ	Junction Temperature Under Bias		+150	°C
$\theta_{\sf JA}$	Thermal Resistance (Note 2)		71	°C/W
P_{D}	Power Dissipation in Still Air		1765	mW
MSL	Moisture Sensitivity		Level 1	-
F _R	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in	-
V _{ESD}	ESD Withstand Voltage (Note 3)	Human Body Model Charged Device Model	>2000 N/A	V

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. I_O absolute maximum rating must be observed.
- Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.
 HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A
- HBM tested to EIA / JESD22-A114-A. CDM tested to JESD22-C101-A. JEDEC recommends that ESD qualification to EIA/JESD22-A115A (Machine Model) be discontinued.

RECOMMENDED OPERATING CONDITIONS

Symbol	Pa	rameter	Min	Тур	Max	Unit
V _{CC}	Supply Voltage	Operating Data Retention Only	1.65 1.5	2.5, 3.3 2.5, 3.3	5.5 5.5	V
V _{IN}	Digital Input Voltage		0	-	5.5	V
V _{OUT}	Output Voltage	Active Mode (High or Low State) Tri-State Mode Power Down Mode (V _{CC} = 0 V)	0 0 0		V _{CC} 5.5 5.5	٧
T _A	Operating Free-Air Temperature		-40	-	+125	°C
t _r , t _f	Input Rise or Fall Rate	$\begin{array}{c} V_{CC} = 1.65 \text{ V to } 1.95 \text{ V} \\ V_{CC} = 2.3 \text{ V to } 2.7 \text{ V} \\ V_{IN} \text{ from } 0.8 \text{ V to } 2.0 \text{ V, } V_{CC} = 3.0 \text{ V} \\ V_{CC} = 4.5 \text{ V to } 5.5 \text{ V} \end{array}$	0 0 0	- - -	20 20 10 5	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

4. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS

				T _A = -40 °C	C to +85 °C	T _A = -55 °C	to +125 °C	
Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Min	Max	Unit
V _{IH}	High-Level Input		1.65 to 1.95	0.65 x V _{CC}	_	0.65 x V _{CC}	_	V
	Voltage		2.3 to 2.7	1.7	_	1.7	_	
			2.7 to 3.6	2.0	_	2.0	_	
			4.5 to 5.5	0.7 x V _{CC}	_	0.7 x V _{CC}	_	
V_{IL}	Low-Level Input		1.65 to 1.95	-	0.35 x V _{CC}	_	0.35 x V _{CC}	V
	Voltage		2.3 to 2.7	-	0.7	-	0.7	
			2.7 to 3.6	-	0.8	-	0.8	
			4.5 to 5.5	-	0.3 x V _{CC}	-	0.3 x V _{CC}	
V _{OH}	High-Level Output Voltage	$\begin{aligned} &V_I = V_{IH} \text{ or } V_{IL} \\ &I_{OH} = -100 \mu\text{A} \\ &I_{OH} = -4 \text{ mA} \\ &I_{OH} = -8 \text{ mA} \\ &I_{OH} = -12 \text{ mA} \\ &I_{OH} = -16 \text{ mA} \\ &I_{OH} = -24 \text{ mA} \\ &I_{OH} = -32 \text{ mA} \end{aligned}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	V _{CC} - 0.1 1.2 1.8 2.2 2.4 2.2 3.8	- - - - -	V _{CC} - 0.1 1.2 1.8 2.2 2.4 2.2 3.8	- - - - -	>
V _{OL}	Low-Level Output Voltage	$\begin{aligned} &V_I = V_{IH} \text{ or } V_{IL} \\ &I_{OH} = -100 \mu\text{A} \\ &I_{OH} = -4 \text{ mA} \\ &I_{OH} = -8 \text{ mA} \\ &I_{OH} = -12 \text{ mA} \\ &I_{OH} = -16 \text{ mA} \\ &I_{OH} = -24 \text{ mA} \\ &I_{OH} = -32 \text{ mA} \end{aligned}$	1.65 to 5.5 1.65 2.3 2.7 3.0 3.0 4.5	- - - - - -	0.1 0.45 0.6 0.4 0.4 0.55	- - - - - -	0.1 0.45 0.6 0.4 0.4 0.55	V
IĮ	Input Leakage Current	V _I = 0 to 5.5 V	3.6	-	±5.0	-	±5.0	μΑ
l _{OZ}	3-State Output Leakage Current	$V_I = V_{IH} \text{ or } V_{IL},$ $V_O = 0 \text{ V to 5.5 V}$	3.6	-	±5.0	-	±5.0	μΑ
I _{OFF}	Power Off Leakage Current	V _I = 5.5 V or V _O = 5.5 V	0	-	10	-	10	μΑ
I _{CC}	Quiescent Supply Current	V _I = 5.5 V or GND	3.6	-	10	-	10	μΑ
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6 V$	2.3 to 3.6	-	500	-	500	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS

				T _A = -40 °	C to +85 °C	T _A = -55 °C	to +125 °C				
Symbol	Parameter	Test Condition	V _{CC} (V)	Min	Max	Min	Max	Unit			
t _{PLH} ,	Propagation Delay,	See Figures 3 and 4	1.65 to 1.95	-	8.5	-	8.5	ns			
t _{PHL}	D to O		2.3 to 2.7	-	5.4	-	5.4				
			2.7	-	5.2	-	5.2				
			3.0 to 3.6	-	4.5	-	4.5				
			4.5 to 5.5	-	4.0	-	4.0				
t _{PZH} ,	Output Enable Time, OE to O	See Figures 3 and 4	1.65 to 1.95	-	10.5	-	10.5	ns			
t _{PZL}	OE 10 O		2.3 to 2.7	-	8.5	-	8.5				
						2.7	-	7.2	-	7.2	
			3.0 to 3.6	-	6.5	-	6.5				
			4.5 to 5.5	-	5.5	-	5.5				
t _{PHZ} ,	Output Disable Time, OE to O	See Figures 3 and 4	1.65 to 1.95	-	9.7	-	9.7	ns			
t _{PLZ}	OE 10 O		2.3 to 2.7	-	7.7	-	7.7				
			2.7	-	6.9	-	6.9				
			3.0 to 3.6	-	6.4	-	6.4				
			4.5 to 5.5	-	5.4	-	5.4				
t _{OSHL} ,	Output to Output Skew,		1.65 to 1.95	-	_	-	-	ns			
toslh	(Note 5)		2.3 to 2.7	-	-	-	=				
			2.7	-	-	-	-				
			3.0 to 3.6	-	1.0	-	1.0				
			4.5 to 5.5	-	-	-	-				

^{5.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the dynamic operating current consumption without load. Average operating current can be obtained by the equation I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no-load dynamic power consumption: P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.


DYNAMIC SWITCHING CHARACTERISTICS

			T _A = +25 °C			
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V _{OLP}	Dynamic LOW Peak Voltage (Note 6)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		0.8 0.6		V
V _{OLV}	Dynamic LOW Valley Voltage (Note 6)	$V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V} $ $V_{CC} = 2.5 \text{ V}, C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$		-0.8 -0.6		V

^{6.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

CAPACITIVE CHARACTERISTICS


Symbol	Parameter	Condition	Typical	Units
C _{IN}	Input Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	7	pF
C _{I/O}	Input/Output Capacitance	V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC}	20	pF




Test	Switch Position
t _{PLH} / t _{PHL}	Open
t _{PLZ} / t _{PZL}	V_{LOAD}
t _{PHZ} / t _{PZH}	GND

 C_L includes probe and jig capacitance R_T is Z_{OUT} of pulse generator (typically 50 $\Omega)$ f = 1 MHz

Figure 3. Test Circuit





V _{CC} , V	R_L, Ω	C _L , pF	V _{LOAD}	V _{mi} , V	V _{mo} , V	V _Y , V
1.65 to 1.95	500	30	2 x V _{CC}	V _{CC} /2	V _{CC} /2	0.15
2.3 to 2.7	500	30	2 x V _{CC}	V _{CC} /2	V _{CC} /2	0.15
2.7	500	50	6 V	1.5	V _{CC} /2	0.3
3.0 to 3.6	500	50	6 V	1.5	V _{CC} /2	0.3
4.5 to 4.5	500	50	2 x V _{CC}	V _{CC} /2	V _{CC} /2	0.3

Figure 4. Switching Waveforms

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LCX16245DTR2G	TSSOP-48*	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}This package is inherently Pb-Free.

REVISION HISTORY

Revision	Description of Changes	Date
11	Update formatting, revive from obsolete, replace five page 1 values, delete one bullet and edit another, replace all tables on pages 3 and 4, edit AC table values, replace figures 3 and 4	7/8/2025

This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.






TSSOP-48 **CASE 1201 ISSUE B**

DETAIL E 0.25 (0.010)

DATE 06 JUL 2010







- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS
- SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.40	12.60	0.488	0.496
В	6.00	6.20	0.236	0.244
С		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
Н	0.37	-	0.015	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
М	0 0	00	0 0	00



RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

= Assembly Location WL = Wafer Lot

YY = Year ww = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " •", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70297A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-48		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales