

Quad D-Type Flip-Flop With Clear

MM74HC175

Description

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and \overline{Q} outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical "0" and all four \overline{Q} outputs to a logical "1." The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

Features

- Typical Propagation Delay: 15 ns
- Wide Operating Supply Voltage Range: 2–6 V
- Low Input Current: 1 μA Maximum
- Low Quiescent Supply Current: 160 μA Maximum (74HC)
- High Output Drive Current: 4 mA Minimum (74HC)
- These are Pb-Free Devices




Figure 1. Logic Diagram






SOIC-16 CASE 751B

TSSOP-16 CASE 948F

MARKING DIAGRAMS






HC175A = Specific Device Code A = Assembly Location

L/WL = Wafer Lot

Y/YY = Year of Production, Last Number

W/WW = Work Week Number

CONNECTION DIAGRAM



TRUTH TABLE

(Each Flip Flop)

| ` ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' | | | | | | | |
|---|-------|------|-------|------------------|--|--|--|
| | Outp | outs | | | | | |
| Clear | Clock | D | Q | Q | | | |
| L | Х | Х | L | Н | | | |
| Н | 1 | Н | Н | L | | | |
| Н | 1 | L | L | Н | | | |
| Н | L | Х | Q_0 | $\overline{Q_0}$ | | | |

H = HIGH Level (steady state)

L = LOW Level (steady state)

X = Irrelevant

1

↑ = Transition from LOW-to-HIGH level

Q₀ = The level of Q before the indicated steady–state input conditions were established

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 4 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 4.

MM74HC175

ABSOLUTE MAXIMUM RATINGS (Note 1)

| Symbol | Parameter | Value | Unit |
|-----------------------------------|---|-------------------------------|------|
| V _{CC} | Supply Voltage | −0.5 to +7.0 | V |
| V _{IN} | DC Input Voltage | -0.5 to V _{CC} + 0.5 | V |
| V _{OUT} | DC Output Voltage | -0.5 to V _{CC} + 0.5 | V |
| I _{IK} , I _{OK} | Clamp Diode Current | ±20 | mA |
| l _{out} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC V _{CC} or GND Current, per Pin | ±50 | mA |
| T _{STG} | Storage Temperature Range | -65 to +150 | °C |
| P _D | Power Dissipation (Note 2) S. O. Package Only | 600 500 | mW |
| TL | Lead Temperature (Soldering 10 seconds) | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- Unless otherwise specified all voltages are referenced to ground.
 Power Dissipation temperature derating plastic "N" package: 12 mW/°C from 65°C to 85°C.

RECOMMENDED OPERATIONS CONDITIONS

| Symbol | Parameter | Min | Max | Unit |
|------------------------------------|---|-----|--------------------|------|
| V _{CC} | Supply Voltage | 2 | 6 | V |
| V _{IN} , V _{OUT} | DC Input or Output Voltage | 0 | V _{CC} | V |
| T _A | Operating Temperature Range | -55 | +125 | °C |
| t _r , t _f | Input Rise or Fall Times $V_{CC} = 2.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ | 1 1 | 1000 500 400 | ns |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Note 3)

| | | | Vcc | T _A = | 25°C | T _A -40°C to 85°C | T _A = -55°C to 125°C | |
|-----------------|--------------------------------------|--|-------------------|-------------------|--------------------|------------------------------|---------------------------------|------|
| Symbol | Parameter | Conditions | (V) | Тур | | Guaranteed L | imits | Unit |
| V _{IH} | Minimum HIGH Level Input Voltage | | 2.0 4.5 6.0 | - - - | 1.5 3.15 4.2 | 1.5 3.15 4.2 | 1.5 3.15 4.2 | V |
| V _{IL} | Maximum LOW Level Input Voltage | | 2.0 4.5 6.0 | - - - | 0.5 1.35 1.8 | 0.5 1.35 1.8 | 0.5 1.35 1.8 | ٧ |
| V _{OH} | Minimum HIGH Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 2.0 4.5 6.0 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | 1.9 4.4 5.9 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 6.0 | 4.2 5.7 | 3.98 5.48 | 3.84 5.34 | 3.7 5.2 | ٧ |
| V _{OL} | Maximum LOW Level Output Voltage | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 20 \mu\text{A}$ | 2.0 4.5 6.0 | 0 0 0 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | 0.1 0.1 0.1 | V |
| | | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{ mA}$ $ I_{OUT} \le 5.2 \text{ mA}$ | 4.5 6.0 | 0.2 0.2 | 0.26 0.26 | 0.33 0.33 | 0.4 0.4 | ٧ |

MM74HC175

DC ELECTRICAL CHARACTERISTICS (Note 3) (continued)

| | | | V _{CC} | T _A = | 25°C | T _A -40°C to 85°C | T _A = -55°C to 125°C | |
|-----------------|-------------------------------------|--|-----------------|------------------|------|------------------------------|---------------------------------|------|
| Symbol | Parameter | Conditions | (V) | Тур | | Guaranteed Li | imits | Unit |
| I _{IN} | Maximum Input Current | V _{IN} = V _{CC} or GND | 6.0 | - | ±0.1 | ±1.0 | ±1.0 | μΑ |
| I _{CC} | Maximum Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$ | 6.0 | - | 8 | 80 | 160 | μА |

^{3.} For a power supply of 5 V $\pm 10\%$ the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5 V. Thus the 4.5 V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V respectively. (The V_{IH} value at 5.5 V is 3.85 V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0 V values should be used.

AC ELECTRICAL CHARACTERISTICS (V $_{CC}$ = 5 V, T_A = 25°C, CL = 15 pF, t_r = t_f = 6 ns)

| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Unit |
|-------------------------------------|--|------------|-----|------------------|------|
| f _{MAX} | Maximum Operating Frequency | | 60 | 35 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Clock to Q or Q | | 15 | 25 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Reset to Q or Q | | 13 | 21 | ns |
| t _{REC} | Minimum Removal Time, Clear to Clock | | = | 20 | ns |
| t _S | Minimum Setup Time, Data to Clock | | - | 20 | ns |
| t _H | Minimum Hold Time, Data from Clock | | = | 0 | ns |
| t _W | Minimum Pulse Width, Clock or Clear | | 10 | 16 | ns |

$\textbf{AC ELECTRICAL CHARACTERISTICS} \text{ (V}_{CC} = 2.0 \text{ V to } 6.0 \text{ V, C}_{L} = 50 \text{ pF, t}_{r} = t_{f} = 6 \text{ ns unless otherwise specified)}$

| | | | V _{cc} | T _A = | 25°C | T _A -40°C to 85°C | T _A = -55°C to 125°C | |
|-------------------------------------|--|------------|-------------------|------------------|--------------------|------------------------------|---------------------------------|------|
| Symbol | Parameter | Conditions | (V) | Тур | | Guaranteed Li | imits | Unit |
| f _{MAX} | Maximum Operating Frequency | | 2.0 4.5 6.0 | 12 60 70 | 6 30 35 | 5 24 28 | 4 20 24 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Clock to Q or Q | | 2.0 4.5 6.0 | 80 15 13 | 150 30 26 | 190 38 32 | 225 45 38 | ns |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Reset to Q or Q | | 2.0 4.5 6.0 | 64 14 12 | 125 25 21 | 158 32 27 | 186 37 32 | ns |
| t _{REM} | Minimum Removal Time, Clear to Clock | | 2.0 4.5 6.0 | | 100 20 17 | 125 25 21 | 150 30 25 | ns |
| t _S | Minimum Setup Time, Data to Clock | | 2.0 4.5 6.0 | | 100 20 17 | 125 25 21 | 150 30 25 | ns |
| t _H | Minimum Hold Time, Data from Clock | | 2.0 4.5 6.0 | 1 1 1 | 0 0 0 | 0 0 0 | 0 0 0 | ns |
| t _W | Minimum Pulse Width, Clock or Clear | | 2.0 4.5 6.0 | 30 9 8 | 80 16 14 | 100 20 17 | 120 24 20 | ns |
| t _{r,} t _f | Maximum Input Rise and Fall Time | | 2.0 4.5 6.0 | - - - | 1000 500 400 | 1000 500 400 | 1000 500 400 | ns |
| t _{TLH} , t _{THL} | Maximum Output Rise and Fall Time | | 2.0 4.5 6.0 | 30 9 8 | 75 15 13 | 95 19 16 | 110 22 19 | ns |

MM74HC175

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 2.0 V to 6.0 V, C_L = 50 pF, t_r = t_f = 6 ns unless otherwise specified)

| | | | V _{cc} | T _A = | 25°C | T _A -40°C to 85°C | T _A = -55°C to 125°C | |
|-----------------|--|---------------|-----------------|------------------|------|------------------------------|---------------------------------|------|
| Symbol | Parameter | Conditions | (V) | Тур | | Guaranteed Li | imits | Unit |
| C _{PD} | Power Dissipation Capacitance (Note 4) | (per package) | - - | 150 - - | 1 1 | - - | - - | pF |
| C _{IN} | Maximum Input Capacitance | | - | 5 | 10 | 10 | 10 | pF |

^{4.} C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC} f + I_{CC}.

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|---------------|-----------------------|-----------------------|
| MM74HC175MX | SOIC-16 (Pb-Free) | 2500 / Tape & Reel |
| MM74HC175MTCX | TSSOP-16 (Pb-Free) | 2500 Units / Tube |

DISCONTINUED (Note 5)

| MM74HC175M | SOIC-16 (Pb-Free) | 48 Units / Tube |
|------------|----------------------|-----------------|
| | (= / | |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{5.} **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on www.onsemi.com.







SOIC-16 9.90x3.90x1.37 1.27P CASE 751B ISSUE M


DATE 18 OCT 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.







| MILLIMETERS | | | | | | |
|-------------|----------|----------|----------|--|--|--|
| DIM | MIN | NOM | MAX | | | |
| А | 1.35 | 1.55 | 1.75 | | | |
| A1 | 0.10 | 0.18 | 0.25 | | | |
| A2 | 1.25 | 1.37 | 1.50 | | | |
| b | 0.35 | 0.42 | 0.49 | | | |
| С | 0.19 | 0.22 | 0.25 | | | |
| D | | 9.90 BSC | | | | |
| E | 6.00 BSC | | | | | |
| E1 | 3.90 BSC | | | | | |
| е | 1.27 BSC | | | | | |
| h | 0.25 | | 0.50 | | | |
| L | 0.40 | 0.83 | 1.25 | | | |
| L1 | | 1.05 REF | | | | |
| Θ | 0. | | 7* | | | |
| TOLERAN | CE OF FO | RM AND | POSITION | | | |
| aaa | | 0.10 | | | | |
| bbb | 0.20 | | | | | |
| ccc | 0.10 | | | | | |
| ddd | | 0.25 | | | | |
| eee | | 0.10 | | | | |



RECOMMENDED MOUNTING FOOTPRINT

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE onsemi SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | |
|------------------|--------------------------|---|-------------|--|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1 | .27P | PAGE 1 OF 2 | | |


onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-16 9.90x3.90x1.37 1.27P CASE 751B

ISSUE M

DATE 18 OCT 2024

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


| STYLE 1: | | STYLE 2: | | STYLE 3: | S | TYLE 4: | |
|---|--|---|---|---|---|---------|-------------------|
| | COLLECTOR | PIN 1. | CATHODE | PIN 1. | COLLECTOR, DYE #1 | PIN 1. | COLLECTOR, DYE #1 |
| | BASE | 2. | ANODE | 2. | BASE. #1 | 2. | |
| 3. | EMITTER | 3. | NO CONNECTION | 3. | EMITTER. #1 | 3. | |
| 4. | NO CONNECTION | 4. | CATHODE | 4. | COLLECTOR, #1 | 4. | COLLECTOR, #2 |
| 5. | EMITTER | 5. | CATHODE | 5. | COLLECTOR, #2 | 5. | COLLECTOR, #3 |
| 6. | BASE | 6. | NO CONNECTION | 6. | BASE, #2 | 6. | COLLECTOR, #3 |
| 7. | COLLECTOR | 7. | ANODE | 7. | EMITTER, #2 | 7. | COLLECTOR, #4 |
| 8. | COLLECTOR | 8. | CATHODE | 8. | COLLECTOR, #2 | 8. | COLLECTOR, #4 |
| 9. | BASE | 9. | CATHODE | 9. | COLLECTOR, #3 | 9. | BASE, #4 |
| 10. | EMITTER | 10. | ANODE | 10. | BASE, #3 | 10. | EMITTER, #4 |
| 11. | NO CONNECTION | 11. | NO CONNECTION | 11. | EMITTER, #3 | 11. | |
| | EMITTER | 12. | CATHODE | 12. | | 12. | |
| 13. | BASE | 13. | | 13. | COLLECTOR, #4 | 13. | BASE, #2 |
| 14. | COLLECTOR | 14. | NO CONNECTION | 14. | BASE, #4 | 14. | |
| 15. | EMITTER | 15. | ANODE | 15. | EMITTER, #4 | 15. | |
| 16. | COLLECTOR | 16. | CATHODE | 16. | COLLECTOR, #4 | 16. | EMITTER, #1 |
| | | | | | | | |
| STYLE 5: | | STYLE 6: | | STYLE 7: | | | |
| PIN 1. | DRAIN, DYE #1 | PIN 1. | CATHODE | PIN 1. | SOURCE N-CH | | |
| 2. | DRAIN, #1 | 2. | CATHODE | 2. | COMMON DRAIN (OUTPUT) | | |
| 3. | DRAIN. #2 | | | | COMMON DOMINI (OLITOLIT) | | |
| | שוויאווי, דב | 3. | CATHODE | 3. | COMMON DRAIN (OUTPUT) | | |
| 4. | | 3. 4. | CATHODE | 3. 4. | | | |
| 4. 5. | DRAIN, #2 DRAIN, #3 | | CATHODE CATHODE | | GATE P-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. | DRAIN, #2 DRAIN, #3 DRAIN, #3 | 4. 5. 6. | CATHODE CATHODE CATHODE | 4. 5. 6. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 | 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE | 4. 5. 6. 7. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 | 4. 5. 6. 7. | CATHODE CATHODE CATHODE CATHODE CATHODE | 4. 5. 6. 7. 8. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH | | |
| 5. 6. 7. 8. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 | 4. 5. 6. 7. 8. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH | | |
| 5. 6. 7. 8. 9. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 | 4. 5. 6. 7. 8. 9. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE | 4. 5. 6. 7. 8. 9. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 | 4. 5. 6. 7. 8. 9. 10. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 | 4. 5. 6. 7. 8. 9. 10. 11. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 SOURCE, #4 GATE, #3 SOURCE, #3 GATE, #2 SOURCE, #2 GATE, #1 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) GATE N-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) | | |
| 5. 6. 7. 8. 9. 10. 11. 12. 13. | DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 GATE, #4 GATE, #3 SOURCE, #3 GOURCE, #3 GOURCE, #2 SOURCE, #2 | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE | 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. | GATE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) COMMON DRAIN (OUTPUT) CATE N-CH COMMON DRAIN (OUTPUT) | | |

| DOCUMENT NUMBER: | 98ASB42566B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|------------------------------|--|-------------|--|
| DESCRIPTION: | SOIC-16 9.90X3.90X1.37 1.27P | | PAGE 2 OF 2 | |

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 19 OCT 2006






TSSOP-16 WB

NOTES

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INCHES | | |
|-----|----------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 BSC | | 0.026 BSC | | |
| Η | 0.18 | 0.28 | 0.007 | 0.011 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 BSC | | 0.252 BSC | | |
| М | ٥° | QΟ | ٥° | g ° | |

RECOMMENDED SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week

G or •

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

= Pb-Free Package

| DOCUMENT NUMBER: | 98ASH70247A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|---|-------------|--|
| DESCRIPTION: | TSSOP-16 | | PAGE 1 OF 1 | |

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

D

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales