

# **Intelligent Power Module (IPM)**

Inverter, 1200 V, 50 A

## NFAM3812SCBUT

## **General Description**

The NFAM3812SCBUT is a fully-integrated inverter power module consisting of an independent High side gate driver, LVIC, six SiC MOSFET's and a temperature sensor (VTS or Thermistor), suitable for driving permanent magnet synchronous (PMSM) motors, brushless DC (BLDC) motors and AC asynchronous motors. The MOSFET's are configured in a three-phase bridge with separate source connections for the lower legs for maximum flexibility in the choice of control algorithm.

The power stage has undervoltage lockout protection (UVP). Internal bootstrap diodes/resistors are provided for high side control.

#### **Features**

- 1200 V 50 A 3-Phase MOSFET Inverter, Including Control ICs for Gate Drive and Protections
- Active Logic Interface
- Built-in Under-voltage Protection (UVP)
- Built-in Bootstrap Diodes/Resistors
- Separate Low-side MOSFET Source Connections for Individual Current Sensing of Each Phase
- Temperature Sensor (VTS Output by LVIC or Thermistor)
- UL Certification: E209204
- This is a Pb-Free Device

## **Typical Application**

- Industrial Drives
- Industrial Pumps
- Industrial Fans
- Industrial Automation





Figure 1. Pin Configuration - Top View

1



CASE MODGC DIP39, 54.5x31.0 EP-2

## **MARKING DIAGRAM**



NFAM3812SCBUT = Specific Device Code
ZZZ = Assembly Lot Code
A = Assembly Location
T = Test Location
Y = Year

= Work Week

WW

## ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
NFAM3812SCBUT	DIP39, 31.0 x 54.5	90 / BOX

## **PIN CONFIGURATION**




Figure 2. Pin Configuration – Top View

## **PIN DESCRIPTION**

Pin	Name	Description
1	VS(U)	High-Side Bias Voltage Ground for U-Phase MOSFET Driving
(2)	-	Dummy
3	VB(U)	High-Side floating supply voltage for U-Phase MOSFET Driving
4	VDD(UH)	High-Side control power supply for U-Phase IC
(5)	=	Dummy
6	HIN(U)	Signal Input for High-Side U-Phase
7	VS(V)	High-Side Bias Voltage Ground for V-Phase MOSFET Driving
(8)	=	Dummy
9	VB(V)	High-Side floating supply voltage for V-Phase MOSFET Driving
10	VDD(VH)	High-Side control power supply for V-Phase IC
(11)	=	Dummy
12	HIN(V)	Signal Input for High-Side V-Phase
13	VS(W)	High-Side Bias Voltage Ground for W-Phase MOSFET Driving
(14)	-	Dummy
15	VB(W)	High-Side floating supply voltage for W-Phase MOSFET Driving
16	VDD(WH)	High-Side control power supply for W-Phase IC
(17)	_	Dummy
18	HIN(W)	Signal Input for High-Side W-Phase
(19)	_	Dummy
20	VTS	Output for LVIC Temperature Sensing Voltage
21	LIN(U)	Signal Input for Low-Side U-Phase
22	LIN(V)	Signal Input for Low-Side V-Phase
23	LIN(W)	Signal Input for Low-Side W-Phase
24	VFO	Fault Output
25	CFOD	Capacitor for Fault Output Duration Selection
26	CIN	Input for Current Protection
27	VSS	Low-Side Common Supply Ground
28	VDD(L)	Low-Side Bias Voltage for IC and MOSFETs Driving
(29)	_	Dummy
(30)	_	Dummy
31	NW	Negative DC-Link Input for W-Phase
32	NV	Negative DC-Link Input for V-Phase
33	NU	Negative DC-Link Input for U-Phase
34	W	Output for W-Phase
35	V	Output for V-Phase
36	U	Output for U-Phase
37	Р	Positive DC-Link Input
38	TH1	Thermistor connection (T) / No connection
39	TH2	Thermistor connection *optional for T

NOTE: Pins of ( ) are the dummy for internal connection. These pins should be no connection.

## INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS




Figure 3. Internal Block Diagram

## **ABSOLUTE MAXIMUM RATINGS** (VDD = 18 V and Tj = 25 $^{\circ}$ C, Unless Otherwise Specified)

Symbol	Parameter	Test Condition	Max	Unit
NVERTER PA	ART	•		
VPN	Supply Voltage	Applied between P – NU, NV, NW	900	V
VPN (surge)	Supply Voltage (Surge)	Applied between P – NU, NV, NW (Note 1)	1000	V
VDS	Drain-Source Voltage	P to U, V, W; U to NU, V to NV, W to NW	1200	V
ID	Output Current	P, NU, NV, NW, U, V, W terminal current	±50	Α
IDP	Output Peak Current	P, NU, NV, NW, U, V, W terminal current pulse width 1 ms	±100	Α
Pd	Power Dissipation	Tc = 25 °C per One Chip (Note 2)	157	W
Tj	Operating Junction Temperature		<b>−40 ~ 175</b>	°C
CONTROL PA	ART			
VDD	Control Supply Voltage	Applied between VDD(H), VDD(L) – VSS	20	V
VBS	High-Side Control Bias Voltage	Applied between VB(U) – VS(U), VB(V) – VS(V), VB(W) – VS(W)	20	٧
VIN	Input Signal Voltage	Applied between HIN(U), HIN(V), HIN(W), LIN(U), LIN(V), LIN(W) – VSS	-0.3 ~ VDD + 0.3	V
VFO	Fault Output Supply Voltage	Applied between VFO – VSS	-0.3 ~ VDD + 0.3	V
IFO	Fault Output Current	Sink Current at VFO pin	2	mA
VCIN	Current Sensing Input Voltage	Applied between CIN - VSS	-0.3 ~ VDD + 0.3	V
TOTAL SYST	ЕМ			
VPN(prot)	Self-Protection Supply Voltage Limit (Short Circuit Protection Capability)	VDD = VBS = 13.5 V to 18.0 V, Tj = 150 °C, Non-repetitive, less than 2 $\mu$ s	800	V
Tc	Case Operation Temperature	See Figure 2	<b>−40 ~ 150</b>	°C
Tstg	Storage Temperature		<b>−40 ~ 150</b>	°C
Viso	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V <sub>rms</sub>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE

Symbol	Rating	Conditions	Min	Тур	Max	Unit
θj-c(T)	Junction to Case Thermal Resistance (Note 3)	MOSFET per 1/6 module	-	-	0.95	°C/W

<sup>3.</sup> For the measurement point of case temperature (Tc), please refer to Figure 2.

Surge voltage developed by the switching operation due to the wiring inductance between P and NU, NV, NW terminal.
 Calculation value considered to design factor.

ELECTRICAL CHARACTERISTICS (Tc = 25 °C, VDD = 18 V, VBS = 18 V, unless otherwise noted) (Notes 8, 9)

Sym	nbol	Description	Conditions		Min	Тур	Max	Unit
INVERT	ER PART	•						
IDS	SS	Drain - Source	VDS = 1200 V, Tj = 25 °C		-	_	1	mA
		Leakage Current	VDS = 1200 V, Tj = 150 °C		_	_	10	mA
RDS	(ON)	Drain to Source	ID = 50 A, VDD = VBS = 18 V, Tj = 25	°C	_	38	56	mΩ
	()	On Resistance	ID = 50 A, VDD = VBS = 18 V, Tj = 150		_	67	_	mΩ
VS	SD.	Diode Forward Voltage	VDD = VBS = 18 V. ISD = 50 A.	HIN/LIN = OFF	_	4.55	5.25	V
•	35	Blode Forward Vollage	Tj = 25 °C	HIN/LIN = ON	_	1.53	2.35	V
			VDD = VBS = 18 V, HIN/LIN = ON,	HIN/LIN = OFF	_	5.30	_	V
			ISD = 50 A, Tj = 150 °C	HIN/LIN = ON	<del>                                     </del>	2.80	_	V
Cuitabina	Lton	High Side Switching	VPN = 600 V, VDD = 18 V, ID = 50 A	TIIIV/LIIV = OIV				
Switching times	ton	Times	Tj = 25 °C, Inductive Load Switching		0.55	1.05	1.55	μS
	tc(on)		See Figure 4, 25, 26			0.15	0.55	μS
	toff		(Note 4)			1.05	1.45	μs
	tc(off)	-				0.08	0.15	μS
	trr				-	0.15	-	μs
	on	Turn-on switching loss	ID = 50 A, VPN = 600 V, Tj = 25 °C		_	1.95	-	mJ
	off	Turn-off switching loss				1.70	-	mJ
Ed	on	Turn-on switching loss	ID = 50 A, VPN = 600 V, Tj = 150 °C		_	1.85	-	mJ
Ed	off	Turn-off switching loss		T		2.00	-	mJ
Er	ec	Diode reverse recovery energy	ID = 50 A, VPN = 600 V, (di/dt set by internal driver)	Tj = 25 °C	-	0.15	-	mJ
		recovery energy	(dijat set by internal driver)	Tj = 150 °C	-	0.20	-	
CONTRO	OL PART				_			
IQDDH		Quiescent VDD Supply Current	VDD(UH, VH, WH) = 18 V, HIN(U,V,W) = 0 V	VDD(UH) - VSS VDD(VH) - VSS VDD(WH) - VSS	-	-	0.3	mA
IQE	DDL		VDD(L) = 18 V, LIN(U, V, W) = 0 V	VDD(L) - VSS	-	-	2.5	mA
IPD	DH	Operating VDD Supply Current	VDD(UH, VH, WH) = 18 V, fPWM = 60 kHz, duty = 50%, applied to one PWM Signal Input for High-Side	VDD(UH) – VSS VDD(VH) – VSS VDD(WH) – VSS	-	-	0.4	mA
IPD	DDL		VDD(L) = 18 V, fPWM = 60 kHz, duty = 50%, applied to one PWM Signal Input for Low-Side	VDD(L) - VSS	-	-	6.0	mA
IQI	BS	Quiescent VBS Supply Current	VBS(U, V, W) = 18 V, HIN(U, V, W) = 0 V	$\label{eq:VB} \begin{split} VB(U) - VS(U), \\ VB(V) - VS(V), \\ VB(W) - VS(W) \end{split}$	-	-	0.4	mA
IPBS		Operating VBS Supply Current	VDD(UH,VH,WH) = VBS(U, V, W) = 18 V, fPWM = 60 kHz, duty = 50%, applied to one PWM Signal Input for High-Side	VB(U) - VS(U), VB(V) - VS(V), VB(W) - VS(W)	-	-	4.0	mA
VIN(	(ON)	ON Threshold Voltage	HIN(U, V, W) - VSS, LIN(U, V, W) - VS	SS	-	-	2.6	V
VIN(OFF)		OFF Threshold Voltage	, , , , , , , , , , , , , , , , , , , ,		0.8	-	-	V
		Input Voltage Threshold Hysteresis			-	-	2.6	V
III	<b>V</b> +	Input Current	VIN = 5 V		0.7	1	1.5	mA
VCIN	N(ref)	Over Current Trip Level	VDD = 18 V	CIN - VSS	0.46	0.48	0.50	٧
		Supply Circuit Under-	VDD supply undervoltage negative goi	ng input threshold	10.3	-	12.5	٧
UVDDR Supply Circuit Order-		I Valtana Duatantina	VDD supply undervoltage positive going input threshold			i	1	1


ELECTRICAL CHARACTERISTICS (Tc = 25 °C, VDD = 18 V, VBS = 18 V, unless otherwise noted) (Notes 8, 9)

Symbol	Description	Conditions	Min	Тур	Max	Unit		
CONTROL PART	•							
UVBSD	Supply Circuit Under-	VBS supply undervoltage negative going input threshold	10.0	-	12.0	V		
UVBSR	Voltage Protection	VBS supply undervoltage positive going input threshold	10.5	-	12.5	V		
VTS	Voltage Output for LVIC Temperature Sensing Unit	Pull down R = 5.1 k $\Omega$ , Temp. = 85 °C	2.50	2.63	2.76	٧		
VFOH	Fault Output Voltage	VDD(L) = 0 V, CIN = 0 V, VFO Circuit: 10 kΩ to 5 V Pull-up	4.9	_	-	V		
VFOL		VDD(L) = 0 V, CIN = 1 V, VFO Circuit: 10 kΩ to 5 V Pull-up	-	-	0.95	٧		
tFOD	Fault-Out Pulse Width	CFOD = 22 nF (Note 6)	1.6	2.2	-	ms		
BOOTSTRAP PAI	BOOTSTRAP PART							
VF BD	Bootstrap Diode Forward Current	If = 0.1 A (See Figure 7)	2.1	2.5	2.9	٧		
R BOOT	Built-in Limiting Resistar	nce	12.5	15.5	18.5	Ω		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES: Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at Tj = Ta = 25 °C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. Values based on design and/or characterization.

- 4. ton and toff include the propagation delay of the internal drive IC. tc(on) and tc(off) are the switching times of MOSFET under the given gate-driving condition internally. For the detailed information, please see Figure 4.
  5. TLVIC is the temperature of LVIC itself. VTS is only for sensing temperature of LVIC and cannot shutdown MOSFETs automatically. The
- 5. TLVIC is the temperature of LVIC itself. VTS is only for sensing temperature of LVIC and cannot shutdown MOSFETs automatically. The relationship between VTS voltage output and LVIC temperature is described in Figure 5. It is recommended to add 5.1k Ω pull down resistor between VTS and VSS (Signal Ground) as described in Figure 6 for linear output characteristics at low temperature. To reduce noise, 10 nF cap is recommended as well. Refer to the application note for usage of VTS.
- 6. The fault-out pulse width tFOD depends on the capacitance value of CFOD according to the following approximate equation: tFOD = 0.1 x 10<sup>6</sup> x CFOD [s].



**Figure 4. Switching Time Definitions** 




Figure 5. Temperature of LVIC versus VTS Characteristics




Figure 6. Internal Block Diagram and Interface Circuit of VTS




Figure 7. Characteristics of Bootstrap Diode/Resistor (Right Figure is Enlarged Figure)

## THERMISTOR CHARACTERISTICS (Included only in NFAM3812SCBUT)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Resistance	R <sub>25</sub>	Tc = 25 °C	46.530	47	47.47	kΩ
Resistance	R <sub>125</sub>	Tc = 100 °C	1.344	1.406	1.471	kΩ
B-Constant (25 – 50 °C)	-	В	4009.5	4050	4090.5	K
Temperature range	_	-	-40	-	+125	°C




Figure 8. Thermistor Resistance versus Case Temperature

#### RECOMMENDED OPERATING CONDITIONS


Symbol	Rating	Conditio	Conditions		Тур	Max	Unit
VPN	Supply Voltage	Applied between P – NU	, NV, NW	-	600	800	V
VDD	Control Supply Voltage	Applied between VDD(H) VDD(L) – VSS	) – VSS,	13.0	18.0	19.0	V
VBS	High-Side Bias Voltages	Applied between VB(U) - VS(V), VB(W) - VS(W)	Applied between VB(U) – VS(U), VB(V) – VS(V), VB(W) – VS(W)		18.0	19.5	V
dVDD / dt dVBS / dt	Supply Voltage Variation				_	1	V / μs
DT	Dead Time	Turn-off to Turn-on (exter	Turn-off to Turn-on (external)		_	-	μs
fPWM	PWM Input Signal	-40 °C ≤ Tc ≤ 125 °C, -4	0 °C ≤ Tj ≤ 150 °C	-	_	60	kHz
lo	Allowable r.m.s. Current	VPN = 600 V, VDD = VBS = 18 V,	fPWM = 5 kHz	-	-	27.0	A rms
		P.F. = 0.8,	fPWM = 15 kHz	-	_	23.0	1
		Tc $\leq$ 125 °C, Tj $\leq$ 150 °C, (Note 7)	fPWM = 30 kHz	-	-	18.5	
PWIN(ON)	Minimum Input Pulse Width	VDD = VBS = 18 V, Wiring Inductance between NU,V,W and DC Link N < 10 nH (Note 8)		1.0	-	-	μs
PWIN(OFF)				1.0	-	-	
Package Moun	ting Torque	M3 Type Screw	M3 Type Screw		0.7	0.9	Nm

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Flatness tolerance of the heatsink should be within  $-50~\mu m$  to  $+100~\mu m$ .


- 7. Allowable output current value is the reference data for the safe operation of this product. This may be different from the actual application and operating condition.
- 8. Product might not make response if input pulse width is less than the recommended value.

#### **Time Charts of Protective Function**




- a1: Control supply voltage rises: After the voltage rises UVDDR, the circuits start to operate when next input is applied.
- a2: Normal operation: MOSFET ON and carrying current.
- a3 : Under voltage detection (UVDDD).
- a4 : MOSFET OFF in spite of control input condition.
- a5 : Fault output operation starts with a fixed pulse width.
- a6: Under voltage reset (UVDDR).
- a7 : Normal operation: MOSFET ON and carrying current by triggering next signal from LOW to HIGH.

Figure 9. Under-Voltage Protection (Low-Side)



- b1: Control supply voltage rises: After the voltage reaches UVBSR, the circuits start to operate when next input is applied.
- b2: Normal operation: MOSFET ON and carrying current.
- b3: Under voltage detection (UVBSD).
- b4: MOSFET OFF in spite of control input condition, but there is no fault output signal.
- b5: Under voltage reset (UVBSR).
- b6: Normal operation: MOSFET ON and carrying current by triggering next signal from LOW to HIGH.

Figure 10. Under-Voltage Protection (High-Side)




(with the external sense resistance and RC filter connection)

- c1: Normal operation: MOSFET ON and carrying current.
- c2: Short circuit current detection (SC trigger).
- c3 : All low-side MOSFET's gate are hard interrupted.
- c4: All low-side MOSFET's turn OFF.
- c5 : Fault output operation starts with a fixed pulse width.
- c6: Input HIGH: MOSFET ON state, but during the active period of fault output the MOSFET doesn't turn ON.
- c7: Fault output operation finishes, but MOSFET doesn't turn on until triggering next signal from LOW to HIGH.
- c8: Normal operation: MOSFET ON and carrying current.

Figure 11. Short-Circuit Current Protection (Low-Side Operation only)

### TYPICAL APPLICATION CIRCUIT



To avoid malfunction, the wiring of each input should be as short as possible (less than 2–3 cm). Each capacitor should be mounted as close to the pins of the product as possible. VFO output is open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes IFO up to 1 mA. Please refer to Figure 6.

#### NOTES:

- 9. Input signal is active-HIGH type. There is a 5 k $\Omega$  resistor inside the IC to pull-down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. RC time constant should be selected in the range 50 ~ 150 ns. (Recommended R = 100  $\Omega$ , C = 1 nF)
- 10. Each wiring pattern inductance should be minimized (Recommend less than 10 nH). Use the shunt resistor of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring should be connected to the terminal of the shunt resistor as close as possible.
- 11. In the short-circuit protection circuit, please select the RC time constant in the range 1.5 ~ 2 μs. Do enough evaluation on the real system because short-circuit protection time may vary wiring pattern layout and value of the RC time constant.
- 12. To prevent surge destruction, the wiring between the snubber capacitor and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1 ~ 0.22 μF between the P & GND pins is recommended.
- 13. The Zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (Recommended Zener diode is 22 V / 1 W, which has the lower Zener impedance characteristic than about 15 Ω).
- 14. VDD electrolytic capacitor is recommended around 7 times larger than VBS electrolytic bootstrap capacitor.
- 15. Please choose the VBS electrolytic bootstrap capacitor with good temperature characteristic.
- 16.0.1 ~ 0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics is recommended.
- 17. Fault out pulse width can be adjusted by capacitor connected to the CFOD terminal.
- 18. To prevent protection function errors, CIN capacitor should be placed as close to CIN and VSS pins as possible.

Figure 12. Typical Application Circuit




Figure 13. Typ. Drain-Source Saturation Voltage




Figure 14. Drain-Source Saturation Voltage




Figure 15. Typ. Source-Drain Forward Voltage




Figure 16. Typ. Turn-on Switching Energy Loss




Figure 17. Typ. Turn-off Switching Energy Loss




Figure 18. Typ. Reverse Recovery Energy Loss




Figure 19. Typ. Turn-on Propagation Delay Time




Figure 21. Typ. Turn off Propagation Delay Time




Figure 23. Typ. Reverse Recovery Time




Figure 20. Typ. Turn-on Switching Time




Figure 22. Typ. Turn off Switching Time




Figure 24. MOSFET Transient Thermal Resistance

## TURN-ON/OFF SWITCHING WAVEFORM

Switching Condition: VPN = 600 V, VDD = 18 V, Tj = 25  $^{\circ}$ C, Id = 50 A.




Figure 25. Turn-on Switching Waveform

Figure 26. Turn-off Switching Waveform

Switching Condition: VPN = 600 V, VDD = 18 V, Tj = 150  $^{\circ}$ C, Id = 50 A.




Figure 27. Turn-on Switching Waveform

Figure 28. Turn-off Switching Waveform

## **REVISION HISTORY**

Revision	Description of Changes	Date
0	Initial document version release.	2/5/2025
1	Figure 12 updated.	2/6/2025
2	Update of Figures 25 and 26.	2/10/2025
3	Rds(on) Max value changed from 55 to 56 mOhm in Electrical Characteristics table (p.6); Update of Figure 5 (p.8) and Figure 12 (p.12).	7/4/2025
4	Figure 5 updated.	7/31/2025





#### DIP39, 54.50x31.00x5.60, 1.78P **CASE MODGC ISSUE C**

#### **DATE 05 MAY 2025**

#### NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009. CONTROLLING DIMENSION: MILLIMETERS DIMENSION b and c APPLY TO THE PLATED LEADS AND ARE MEASURED BETWEEN 1.00 AND 2.00 FROM THE LEAD TIP
- POSITION OF THE LEAD IS DETERMINED AT THE BASE OF THE LEAD WHERE IT EXITS THE PACKAGE BODY


- LEAD WHERE II EATIS THE PACKAGE BODY AREA FOR 2D BAR CODE SHORTENED/CUT PINS ARE 2,5,8,11,14,17,19,29 AND 30 DIMENSIONS "D" AND "E" DO NOT INCLUDE THE SIDE FLASH PROTRUSION WHICH IS "-0.12 FOR EACH SIDE


DIM	MIN.	NOM.	MAX.		
Α	12.20	12.7	13.2		
A1	1.00	1.50	2.00		
A2	5.50	5.60	5.70		
A3		2.00 REF			
A4		1.55 REF			
A5		3.10 REF			
b	0.90	1.00	1.10		
b1	1.90	2.00	2.10		
b2	0.40	0.50	0.60		
b3	1.40	1,50	1,60		
С		0.50 REF			
D	54.40	54.50	54.60		
D3		39.25 REF			
D4		8.00 REF			
D5	22.00 REF				
D6	24.00 REF				
D7	21,85 REF				
D8		23.85 REF			


MILLIMETERS


	М	ILLIMETER	≀S			
DIM	MIN.	NOM.	MAX.			
Е	30.90	31.00	31.10			
E1		33.50 REF				
E2		26.14 REF				
E3		12.35 REF				
E4		8.00 REF				
E5	35.40	35.90	36.40			
е		2.81 REF				
e1		7.62 BSC				
e2		6,60 BSC				
e3		3,30 BSC				
e4		5.35 REF				
e5		6.10 BSC				
e6		8.02 REF				
e7		1.78 BSC				
e8		10.35 REF				
e9		10.25 REF				
e10		3.60 REF				
e11		1.00 REF				
e12		0.89 BSC				
F	3.20	3.30	3.40			
F1	1.40	1.50	1.60			
L		5.60 REF				
L1		0.10 REF				















SIDE VIEW







## **GENERIC** MARKING DIAGRAM\*



XXXXX = Specific Device Code

= Assembly Lot Code

= Assembly & Test Location

= Year ww = Work Week \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " • ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON91300G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor, Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DIP39, 54.50x31.00x5.60, 1	.78P	PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales