# **Analog Multiplexer/ Demultiplexer**

# TTL Compatible, Triple 2:1 Analog Switch-Multiplexer Improved Process, Sub-Micron Silicon Gate CMOS

The NLAST4053 is an improved version of the MC14053 and MC74HC4053 fabricated in sub-micron Silicon Gate CMOS technology for lower  $R_{DS(on)}$  resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to  $\pm 3~V$  to pass a 6  $V_{PP}$  signal without coupling capacitors.

When operating in single supply mode, it is only necessary to tie  $V_{EE}$ , pin 7 to ground. For dual supply operation,  $V_{EE}$  is tied to a negative voltage, not to exceed maximum ratings. Translation is provided in the device, the Address and Inhibit pins are standard TTL level compatible. For CMOS compatibility see NLAS4053. Pin for pin compatible with all industry standard versions of '4053.'

- Improved R<sub>DS(on)</sub> Specifications
- Pin for Pin Replacement for MAX4053 and MAX4053A
  - One Half the Resistance Operating at 5.0 Volts
- Single or Dual Supply Operation
  - Single 3-5 Volt Operation, or Dual ±3 Volt Operation
  - With  $V_{CC}$  of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, No Translators Needed
  - Address and Inhibit Pins are Over–Voltage Tolerant and May Be Driven Up  $\,$  +6 V Regardless of  $V_{CC}$
- Address and Inhibit Pins are Standard TTL Compatible
  - Greatly Improved Noise Margin Over MAX4053 and MAX4053A

1

- True TTL Compatibility  $V_{IL} = 0.8 \text{ V}$ ,  $V_{IH} = 2.0 \text{ V}$
- Improved Linearity Over Standard HC4053 Devices
- Popular SOIC, and Space Saving TSSOP, and QSOP 16 Pin Packages
- This is a Pb-Free Device



#### ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



TSSOP-16 DT SUFFIX CASE 948F



A = Assembly Location

= Wafer Lot = Year

W = Work Week

#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NLAST4053DTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.




Figure 1. Pin Connection (Top View)




Figure 2. Logic Diagram

#### **TRUTH TABLE**

Inhibit		Address		ON SWITCHES*
	С	В	Α	
1	X don't care	X don't care	X don't care	All switches open
0	0	0	0	$\begin{array}{c} COM_A\text{-}NC_A, \\ COM_B\text{-}NC_B, \\ COM_C\text{-}NC_C \end{array}$
0	0	0	1	${\begin{subarray}{l} {COM_{A}}-{NO_{A}}, \\ {COM_{B}}-{NC_{B}}, \\ {COM_{C}}-{NC_{C}} \\ \end{subarray}}$
0	0	1	0	$\begin{array}{c} COM_A\text{-}NC_A, \\ COM_B\text{-}NO_B, \\ COM_C\text{-}NC_C \end{array}$
0	0	1	1	$COM_A$ - $NO_A$ , $COM_B$ - $NO_B$ , $COM_C$ - $NC_C$
0	1	0	0	$\begin{array}{c} COM_A\text{-}NC_A, \\ COM_B\text{-}NC_B, \\ COM_C\text{-}NO_C \end{array}$
0	1	0	1	${\begin{subarray}{c} {COM_{A}}-{NO_{A}}, \\ {\begin{subarray}{c} {COM_{B}}-{NO_{B}}, \\ {\begin{subarray}{c} {COM_{C}}-{NO_{C}} \end{subarray}}$
0	1	1	0	COM <sub>A</sub> -NC <sub>A</sub> , COM <sub>B</sub> -NO <sub>B</sub> , COM <sub>C</sub> -NO <sub>C</sub>
0	1	1	1	$\begin{array}{c} COM_A-NO_A, \\ COM_B-NO_B, \\ COM_C-NO_C \end{array}$

<sup>\*</sup>NO, NC, and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction.

#### **MAXIMUM RATINGS**

Symbol	Parame	ter	Value	Unit
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-7.0 to +0.5	V
V <sub>CC</sub>	Positive DC Supply Voltage (Note 1)	(Referenced to GND) (Referenced to $V_{EE}$ )	-0.5 to +7.0 -0.5 to +7.0	V
V <sub>IS</sub>	Analog Input Voltage		$V_{EE}$ -0.5 to $V_{CC}$ +0.5	V
V <sub>IN</sub>	Digital Input Voltage	(Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin		±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Se	econds	260	°C
TJ	Junction Temperature under Bias		+ 150	°C
$\theta_{JA}$	Thermal Resistance	SOIC TSSOP QSOP	143 164 164	°C/W
P <sub>D</sub>	Power Dissipation in Still Air,	SOIC TSSOP QSOP	500 450 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% - 35%	UL 94 V-0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	> 2000 > 200 > 1000	V
I <sub>LATCH-UP</sub>	Latch-Up Performance Above	e V <sub>CC</sub> and Below GND at 125°C (Note 5)	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- The absolute value of V<sub>CC</sub> ± |V<sub>EE</sub>| ≤ 7.0.
   Tested to EIA/JESD22-A114-A.
- 3. Tested to EIA/JESD22-A115-A.
- 4. Tested to JESD22-C101-A.
- Tested to EIA/JESD78.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V <sub>EE</sub>	Negative DC Supply Voltage	(Referenced to GND)	-5.5	GND	V
V <sub>CC</sub>	Positive DC Supply Voltage	(Referenced to GND) (Referenced to V <sub>EE</sub> )	2.5 2.5	5.5 6.6	V
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	(Note 6) (Referenced to GND)	0	5.5	V
T <sub>A</sub>	Operating Temperature Range, All Package Types		-55	125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC}$ = 3.0 V $\pm$ 0.3 V $V_{CC}$ = 5.0 V $\pm$ 0.5 V	0 0	100 20	ns/V

<sup>6.</sup> Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

# DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND)

			V <sub>CC</sub>	Guaranteed Limit			
Symbol	Parameter	Condition	V	-55 to 25°C	≤85°C	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Address and Inhibit Inputs		3.0 4.5 5.5	1.6 2.0 2.0	1.6 2.0 2.0	1.6 2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Address and Inhibit Inputs		3.0 4.5 5.5	0.5 0.8 0.8	0.5 0.8 0.8	0.5 0.8 0.8	V
I <sub>IN</sub>	Maximum Input Leakage Current, Address and Inhibit Inputs	V <sub>IN</sub> = 6.0 or GND	0 V to 6.0 V	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	Address and Inhibit, and V <sub>IS</sub> = V <sub>CC</sub> or GND	6.0	4.0	40	80	μΑ

# DC ELECTRICAL CHARACTERISTICS - Analog Section

			v <sub>cc</sub>	V <sub>EE</sub>	Guara	nteed Lin	nit	
Symbol	Parameter	Test Conditions	V	V	-55 to 25°C	≤85°C	≤125°C	Unit
R <sub>ON</sub>	Maximum "ON" Resistance	$V_{IN} = V_{IL}$ or $V_{IH}$ , $V_{IS} = V_{EE}$ to $V_{CC}$ $ I_S  = 10$ mA (Figures 4 thru 9)	3.0 4.5 3.0	0 0 -3.0	86 37 26	108 46 33	120 55 37	Ω
ΔR <sub>ON</sub>	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{aligned} V_{IN} &= V_{IL} \text{ or } V_{IH}, & V_{IS} &= 2.0 \text{ V} \\ V_{IS} &= 3.0 \text{ V} \\ V_{IS} &= 2.0 \text{ V} \end{aligned}$	3.0 4.5 3.0	0 0 -3.0	15 2.0 10	20 2.0 15	20 2.0 15	Ω
R <sub>flat(ON)</sub>	COM-NO On-Resistance Flatness	V <sub>com</sub> = 1, 2, 3.5 V V <sub>com</sub> = -2, 0, 2 V	4.5 3.0	0 -3.0	24 2.0	24 2.0	35 3.0	Ω
I <sub>NC(OFF)</sub> I <sub>NO(OFF)</sub>	Maximum Off-Channel Leakage Current	Switch Off $V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IO} = V_{CC}$ -1.0 V or $V_{EE}$ +1.0 V (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA
I <sub>COM(ON)</sub>	Maximum On-Channel Leakage Current, Channel- to-Channel	Switch On V <sub>IO</sub> = V <sub>CC</sub> -1.0 V or V <sub>EE</sub> +1.0 V (Figure 17)	6.0 3.0	0 -3.0	0.1 0.1	5.0 5.0	100 100	nA

# AC CHARACTERISTICS (Input $t_r = t_f = 3 \text{ ns}$ )

					Guaranteed Limit				
			Vcc	VEE	-55 t	to 25°C			
Symbol	Parameter	Test Conditions	V	V	Min	Тур*	≤85°C	≤125°C	Unit
t <sub>BBM</sub>	Minimum Break-Before-Make	$V_{IN} = V_{IL}$ or $V_{IH}$	3.0	0.0	1.0	6.5	-	-	ns
	Time	$V_{IS} = V_{CC}$	4.5	0.0	1.0	5.0	_	-	
		$R_L = 300 \Omega$ , $C_L = 35 pF$ (Figure 19)	3.0	-3.0	1.0	3.5	-	-	

<sup>\*</sup>Typical Characteristics are at 25°C.

# AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 3 \text{ ns}$ )


				Guaranteed Limit							
		v <sub>cc</sub>	V <sub>EE</sub>	-	55 to 25°	<b>C</b>	≤8	5°C	≤12	25°C	
Symbol	Parameter	VCC	VEE	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>TRANS</sub>	Transition Time (Address Selection Time) (Figure 18)	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t <sub>ON</sub>	Turn-on Time (Figures 14, 15, 20, and 21) Enable to N <sub>O</sub> or N <sub>C</sub>	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns
t <sub>OFF</sub>	Turn-off Time (Figures 14, 15, 20, and 21) Enable to N <sub>O</sub> or N <sub>C</sub>	2.5 3.0 4.5 3.0	0 0 0 -3.0			40 28 23 23		45 30 25 25		50 35 30 28	ns

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
C <sub>IN</sub>	Maximum Input Capacitance, Select Inputs	8	pF
C <sub>NO</sub> or C <sub>NC</sub>	Analog I/O	10	-
C <sub>COM</sub>	Common I/O	10	
C <sub>(ON)</sub>	Feedthrough	1.0	

# ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			v <sub>cc</sub>	V <sub>EE</sub>	Тур	
Symbol	Parameter	Condition	v	V	25°C	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Source Amplitude = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	145 165 180 180	MHz
V <sub>ISO</sub>	Off-Channel Feedthrough Isolation	f = 100 kHz; V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Source = 0 dBm (Figures 12 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-93 -93 -93 -93	dB
V <sub>ONL</sub>	Maximum Feedthrough On Loss	V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Source = 0 dBm (Figures 10 and 22)	3.0 4.5 6.0 3.0	0.0 0.0 0.0 -3.0	-2 -2 -2 -2	dB
Q	Charge Injection	$\begin{array}{c} V_{IN}=V_{CC} \text{ to } V_{EE,}  f_{IS}=1 \text{ kHz, } t_r=t_f=3 \text{ ns} \\ R_{IS}=0  \Omega,  C_L=1000 \text{ pF, } Q=C_L*\Delta V_{OUT} \\ \text{(Figures 16 and 23)} \end{array}$	5.0 3.0	0.0 -3.0	9.0 12	pC
THD	Total Harmonic Distortion THD + Noise	$\begin{aligned} f_{IS} &= 1 \text{ MHz, R}_L = 10 \text{ K}\Omega, C_L = 50 \text{ pF,} \\ V_{IS} &= 5.0 \text{ V}_{PP} \text{ sine wave} \\ V_{IS} &= 6.0 \text{ V}_{PP} \text{ sine wave} \\ \text{(Figure 13)} \end{aligned}$	6.0 3.0	0.0 -3.0	0.10 0.05	%


100



80 2.0 V 60 Ron (Q) 40 3.0 V 4.5 V 5.5 V  $\pm 3.3 \ V$ 20 0 -4.0-2.02.0 4.0 6.0 V<sub>IS</sub> (VDC)

Figure 3.  $I_{CC}$  versus Temp,  $V_{CC}$  = 3 V and 5 V

Figure 4. R<sub>ON</sub> versus V<sub>CC</sub>, Temp = 25°C







Figure 5. Typical On Resistance  $V_{CC}$  = 2.0 V,  $V_{EE}$  = 0 V

Figure 6. Typical On Resistance  $V_{CC}$  = 3.0 V,  $V_{EE}$  = 0 V






Figure 7. Typical On Resistance  $V_{CC}$  = 4.5 V,  $V_{EE}$  = 0 V

Figure 8. Typical On Resistance  $V_{CC}$  = 5.5 V,  $V_{EE}$  = 0 V




Figure 9. Typical On Resistance  $V_{CC}$  = 3.0 V,  $V_{EE}$  = -3.0 V




Figure 10. Bandwidth




Figure 12. Off Isolation

Figure 13. Total Harmonic Distortion




Figure 14.  $t_{ON}$  and  $t_{OFF}$  versus  $V_{CC}$ 




Figure 15. t<sub>ON</sub> and t<sub>OFF</sub> versus Temp




Figure 16. Charge Injection versus COM Voltage




Figure 17. Switch Leakage versus Temperature




Figure 18. Channel Selection Propagation Delay




Figure 19. t<sub>BBM</sub> (Time Break-Before-Make)




Figure 20. t<sub>ON</sub>/t<sub>OFF</sub>





Figure 21. t<sub>ON</sub>/t<sub>OFF</sub>




Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch.  $V_{\rm ISO}$ , Bandwidth and  $V_{\rm ONL}$  are independent of the input signal direction.

$$\begin{split} &V_{ISO} = \text{Off Channel Isolation} = 20 \text{ Log } \left( \frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz} \\ &V_{ONL} = \text{On Channel Loss} = 20 \text{ Log } \left( \frac{V_{OUT}}{V_{IN}} \right) \text{ for } V_{IN} \text{ at } 100 \text{ kHz to } 50 \text{ MHz} \end{split}$$

Bandwidth (BW) = the frequency 3 dB below  $V_{ONL}$ 

Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/V<sub>ONL</sub>






Figure 23. Charge Injection: (Q)

# **TYPICAL OPERATION**




Figure 24. 5.0 Volts Single Supply  $V_{CC}$  = 5.0 V,  $V_{EE}$  = 0




Figure 25. Dual Supply  $V_{CC}$  = 3.0 V,  $V_{EE}$  = -3.0 V


**DATE 19 OCT 2006** 



☐ 0.10 (0.004)

SEATING PLANE

D




TSSOP-16 WB

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE
  INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL
- IN TERLEAD FLASH OH PROTHOSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252 BSC	
М	0 °	8°	0°	8 °

#### **RECOMMENDED** SOLDERING FOOTPRINT\*



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC** MARKING DIAGRAM\*



XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L = Year W = Work Week G or • = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	

**DETAIL E** 

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales