

Dual Matched 40 V, 6.0 A, Low V_{CE(sat)} NPN Transistor NSS40301MDR2G

These transistors are part of the **onsemi** e^2 PowerEdge family of Low $V_{CE(sat)}$ transistors. They are assembled to create a pair of devices highly matched in all parameters, including ultra low saturation voltage $V_{CE(sat)}$, high current gain and Base/Emitter turn on voltage.

Typical applications are current mirrors, differential amplifiers, DC-DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e²PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

Features

- Current Gain Matching to 10%
- Base Emitter Voltage Matched to 2 mV
- This is a Pb-Free Device


MAXIMUM RATINGS $(T_A = 25^{\circ}C)$

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V_{CEO}	40	Vdc
Collector-Base Voltage	V _{CBO}	40	Vdc
Emitter-Base Voltage	V _{EBO}	6.0	Vdc
Collector Current - Continuous	I _C	3.0	Α
Collector Current - Peak	I _{CM}	6.0	Α
Electrostatic Discharge	ESD	HBM Class 3B MM Class C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1

$\begin{array}{c} \text{40 VOLTS} \\ \text{6.0 AMPS} \\ \text{NPN LOW V}_{\text{CE(sat)}} \text{ TRANSISTOR} \\ \text{EQUIVALENT R}_{\text{DS(on)}} \text{ 44 m}\Omega \end{array}$





DEVICE MARKING



N40301 = Specific Device Code A = Assembly Location

Y = Year
WW = Work Week
Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NSS40301MDR2G	SOIC-8	2500 /
NSV40301MDR2G	(Pb-Free)	Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
SINGLE HEATED			
Total Device Dissipation (Note 1) $T_A = 25^{\circ}C$	P _D	576	mW
Derate above 25°C		4.6	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{ heta JA}$	217	°C/W
Total Device Dissipation (Note 2) $T_A = 25^{\circ}C$	P _D	676	mW
Derate above 25°C		5.4	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ hetaJA}$	185	°C/W
DUAL HEATED (Note 3)			
Total Device Dissipation (Note 1) $T_{\Delta} = 25^{\circ}C$	P _D	653	mW
Derate above 25°C		5.2	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{ heta JA}$	191	°C/W
Total Device Dissipation (Note 2) $T_{\Delta} = 25^{\circ}C$	P _D	783	mW
Derate above 25°C		6.3	mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	160	°C/W
Junction and Storage Temperature Range	T _J , T _{stq}	-55 to +150	°C

FR-4 @ 10 mm², 1 oz. copper traces, still air.
 FR-4 @ 100 mm², 1 oz. copper traces, still air.
 Dual heated values assume total power is the sum of two equally powered devices.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•		•	•	•
Collector – Emitter Breakdown Voltage ($I_C = 10 \text{ mAdc}, I_B = 0$)	V _{(BR)CEO}	40	-	_	Vdc
Collector – Base Breakdown Voltage (I _C = 0.1 mAdc, I _E = 0)	V _{(BR)CBO}	40	-	-	Vdc
Emitter – Base Breakdown Voltage $(I_E = 0.1 \text{ mAdc}, I_C = 0)$	V _{(BR)EBO}	6.0	-	-	Vdc
Collector Cutoff Current (V _{CB} = 40 Vdc, I _E = 0)	I _{CBO}	-	-	0.1	μAdc
Emitter Cutoff Current (V _{EB} = 6.0 Vdc)	I _{EBO}	-	-	0.1	μAdc
ON CHARACTERISTICS					
DC Current Gain (Note 4) $ \begin{aligned} &(I_C = 10 \text{ mA, V}_{CE} = 2.0 \text{ V}) \\ &(I_C = 500 \text{ mA, V}_{CE} = 2.0 \text{ V}) \\ &(I_C = 500 \text{ mA, V}_{CE} = 2.0 \text{ V}) \\ &(I_C = 1.0 \text{ A, V}_{CE} = 2.0 \text{ V}) \\ &(I_C = 2.0 \text{ A, V}_{CE} = 2.0 \text{ V}) \\ &(I_C = 2.0 \text{ A, V}_{CE} = 2.0 \text{ V}) \text{ (Note 5)} \end{aligned} $	h _{FE}	200 200 180 180 0.9	400 350 340 320 0.99	- - - -	
Collector – Emitter Saturation Voltage (Note 4) $ \begin{aligned} &(I_C=0.1 \text{ A, } I_B=0.010 \text{ A}) \\ &(I_C=1.0 \text{ A, } I_B=0.100 \text{ A}) \\ &(I_C=1.0 \text{ A, } I_B=0.010 \text{ A}) \\ &(I_C=2.0 \text{ A, } I_B=0.200 \text{ A}) \end{aligned} $	V _{CE(sat)}	- - - -	0.008 0.044 0.080 0.082	0.011 0.060 0.115 0.115	V
Base – Emitter Saturation Voltage (Note 4) $(I_C = 1.0 \text{ A}, I_B = 0.01 \text{ A})$	V _{BE(sat)}	-	0.780	0.900	V
Base – Emitter Turn–on Voltage (Note 4) $ (I_C = 0.1 \text{ A, V}_{CE} = 2.0 \text{ V}) $ $ (I_C = 0.1 \text{ A, V}_{CE} = 2.0 \text{ V}) \text{ (Note 6)} $	V _{BE(on)} V _{BE(1) -} V _{BE(2)}	- -	0.650 0.3	0.750 2.0	V mV
Cutoff Frequency ($I_C = 100 \text{ mA}$, $V_{CE} = 5.0 \text{ V}$, $f = 100 \text{ MHz}$)	f⊤	100	-	_	MHz
Input Capacitance (V _{EB} = 0.5 V, f = 1.0 MHz)	Cibo	-	320	450	pF
Output Capacitance (V _{CB} = 3.0 V, f = 1.0 MHz)	Cobo	_	40	50	pF
SWITCHING CHARACTERISTICS					
Delay (V _{CC} = 30 V, I _C = 750 mA, I _{B1} = 15 mA)	t _d	=	-	100	ns
Rise (V_{CC} = 30 V, I_{C} = 750 mA, I_{B1} = 15 mA)	t _r	-	-	100	ns
Storage ($V_{CC} = 30 \text{ V}, I_{C} = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$)	t _s	-	-	780	ns
Fall ($V_{CC} = 30 \text{ V}, I_C = 750 \text{ mA}, I_{B1} = 15 \text{ mA}$)	t _f	-	-	110	ns

Pulsed Condition: Pulse Width = 300 μsec, Duty Cycle ≤ 2%.
 h_{FE(1)}/h_{FE(2)} is the ratio of one transistor compared to the other transistor within the same package. The smaller h_{FE} is used as numerator.
 V_{BE(1)} - V_{BE(2)} is the absolute difference of one transistor compared to the other transistor within the same package.

TYPICAL CHARACTERISTICS




Figure 1. Collector Emitter Saturation Voltage vs. Collector Current

Figure 2. Collector Emitter Saturation Voltage vs. Collector Current




Figure 3. DC Current Gain vs. Collector Current

Figure 4. Base Emitter Saturation Voltage vs.
Collector Current




Figure 5. Base Emitter Turn-On Voltage vs. Collector Current

Figure 6. Saturation Region

TYPICAL CHARACTERISTICS




Figure 7. Input Capacitance

Figure 8. Output Capacitance




Figure 9. Safe Operating Area





SOIC-8 NB CASE 751-07 **ISSUE AK**


DATE 16 FEB 2011



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.


	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
Н	0.10	0.25	0.004	0.010
7	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
М	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week W

= Pb-Free Package

XXXXXX = Specific Device Code = Assembly Location Α = Year ww = Work Week = Pb-Free Package

AYWW

Discrete (Pb-Free)

XXXXXX

AYWW

Discrete

Ŧ \mathbb{H}

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB CASE 751-07 ISSUE AK

DATE 16 FEB 2011

			D/ (I E TO I ED E
STYLE 1: PIN 1. EMITTER 2. COLLECTOR 3. COLLECTOR 4. EMITTER 5. EMITTER 6. BASE 7. BASE 8. EMITTER STYLE 5:	STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 3. COLLECTOR, #2 4. COLLECTOR, #2 5. BASE, #2 6. EMITTER, #2 7. BASE, #1 8. EMITTER, #1 STYLE 6:	STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1 STYLE 7:	STYLE 8:
PIN 1. DRAIN 2. DRAIN 3. DRAIN 4. DRAIN 5. GATE 6. GATE 7. SOURCE 8. SOURCE	PIN 1. SOURCE 2. DRAIN 3. DRAIN 4. SOURCE 5. SOURCE 6. GATE 7. GATE 8. SOURCE	STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 8. COLLECTOR, #1
STYLE 9: PIN 1. EMITTER, COMMON 2. COLLECTOR, DIE #1 3. COLLECTOR, DIE #2 4. EMITTER, COMMON 5. EMITTER, COMMON 6. BASE, DIE #2 7. BASE, DIE #1 8. EMITTER, COMMON	STYLE 10: PIN 1. GROUND 2. BIAS 1 3. OUTPUT 4. GROUND 5. GROUND 6. BIAS 2 7. INPUT 8. GROUND	STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1	STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN	STYLE 14: PIN 1. N-SOURCE 2. N-GATE 3. P-SOURCE 4. P-GATE 5. P-DRAIN 6. P-DRAIN 7. N-DRAIN 8. N-DRAIN	8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON	STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2 4. BASE, DIE #2 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 7. COLLECTOR, DIE #1 8. COLLECTOR, DIE #1
STYLE 17: PIN 1. VCC 2. V2OUT 3. V1OUT 4. TXE 5. RXE 6. VEE 7. GND 8. ACC	STYLE 18: PIN 1. ANODE 2. ANODE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. CATHODE 8. CATHODE	STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 3. CATHODE 3 4. CATHODE 4 5. CATHODE 5 6. COMMON ANODE 7. COMMON ANODE 8. CATHODE 6	STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3. COMMON CATHODE/VCC 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND	STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT	STYLE 24: PIN 1. BASE 2. EMITTER 3. COLLECTOR/ANODE 4. COLLECTOR/ANODE 5. CATHODE 6. CATHODE 7. COLLECTOR/ANODE 8. COLLECTOR/ANODE
STYLE 25: PIN 1. VIN 2. N/C 3. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT	STYLE 26: PIN 1. GND 2. dv/dt 3. ENABLE 4. ILIMIT 5. SOURCE 6. SOURCE 7. SOURCE 8. VCC	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V_MON 6. VBULK 7. VBULK 8. VIN
STYLE 29: PIN 1. BASE, DIE #1 2. EMITTER, #1 3. BASE, #2 4. EMITTER, #2 5. COLLECTOR, #2 6. COLLECTOR, #2 7. COLLECTOR, #1 8. COLLECTOR, #1	STYLE 30: PIN 1. DRAIN 1 2. DRAIN 1 3. GATE 2 4. SOURCE 2 5. SOURCE 1/DRAIN 2 6. SOURCE 1/DRAIN 2 7. SOURCE 1/DRAIN 2 8. GATE 1		

DOCUMENT NUMBER:	98ASB42564B	Printed versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales