

# Silicon Carbide (SiC) MOSFET - EliteSiC, 23 mohm, 650 V, M3S, TOLL NTBL023N065M3S

#### **Features**

- Typical  $R_{DS(on)} = 23 \text{ m}\Omega$  @  $V_{GS} = 18 \text{ V}$
- Ultra Low Gate Charge  $(Q_{G(tot)} = 69 \text{ nC})$
- High Speed Switching with Low Capacitance (Coss = 152 pF)
- 100% Avalanche Tested
- This Device is Halide Free and RoHS Compliant with Exemption 7a, Pb–Free 2LI (on second level interconnection)

#### **Applications**

- SMPS (Switching Mode Power Supplies)
- Solar Inverters
- UPS (Uninterruptable Power Supplies)
- Energy Storage
- Infrastructure


#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		$V_{DSS}$	650	V
Gate-to-Source Voltage		$V_{GS}$	-8/+22	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	77	Α
Power Dissipation		$P_{D}$	312	W
Continuous Drain Current	T <sub>C</sub> = 100°C	I <sub>D</sub>	54	Α
Power Dissipation		$P_{D}$	156	W
Pulsed Drain Current (Note 1)	$T_C = 25^{\circ}C$ $t_p = 100 \mu s$	I <sub>DM</sub>	280	Α
Continuous Source-Drain Current (Body Diode)	$T_C = 25$ °C, $V_{GS} = -3$ V	Is	46	Α
	$T_{C} = 100^{\circ}C,$ $V_{GS} = -3 V$		27	
Pulsed Source-Drain Current (Body Diode) (Note 1)	$T_C = 25^{\circ}C,$ $V_{GS} = -3 \text{ V},$ $t_p = 100  \mu\text{s}$	I <sub>SM</sub>	274	Α
Single Pulse Avalanche Energy (I <sub>LPK</sub> = 19.6 A, L = 1 mH) (Note 2)		E <sub>AS</sub>	192	mJ
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Lead Temperature for Soldering (1/8" from case for 10 s)	Purposes	TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Repetitive rating, limited by max junction temperature.
- 2. E<sub>AS</sub> of 192 mJ is based on starting  $T_J = 25^{\circ}C$ ; L = 1 mH,  $I_{AS} = 19.6$  A,  $V_{DD} = 100$  V,  $V_{GS} = 18$  V.

V <sub>DSS</sub>	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX
650 V	23 m $\Omega$ @ 18 V	77 A



**N-Channel MOSFET** 



H-PSOF8L CASE 100DC

#### **MARKING DIAGRAM**



 A
 = Assembly Location

 Y
 = Year

 WW
 = Work Week

 ZZ
 = Assembly Lot Code

 BL023N065M3S
 = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 7 of this data sheet.

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case (Note 3)	$R_{\theta JC}$	0.48	°C/W
Thermal Resistance, Junction-to-Ambient (Note 3)	$R_{\theta JA}$	43	°C/W

<sup>3.</sup> The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Value	Unit
Operation Values of Gate-to-Source Voltage	$V_{GSop}$	-53/+18	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
OFF CHARACTERISTICS			-			•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	ΔV <sub>(BR)DSS</sub> /ΔT <sub>J</sub>	I <sub>D</sub> = 1 mA, Referenced to 25°C		89		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 650 V, T <sub>J</sub> = 25°C			10	μΑ
		V <sub>DS</sub> = 650 V, T <sub>J</sub> = 175°C (Note 5)			500	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{GS} = -8/+22 \text{ V}, V_{DS} = 0 \text{ V}$			±1	μΑ
ON CHARACTERISTICS					-	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 18 V, $I_D$ = 20 A, $T_J$ = 25°C		23	32.6	mΩ
		V <sub>GS</sub> = 18 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 175°C		34		
		V <sub>GS</sub> = 15 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 25°C		29		
		V <sub>GS</sub> = 15 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 175°C		37		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 10 \text{ mA}$	2	2.8	4	V
Forward Transconductance	9FS	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A		14		S
CHARGES, CAPACITANCES & GATE R	ESISTANCE					
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz,		1950		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>DS</sub> = 400 V (Note 5)		152		
Reverse Transfer Capacitance	C <sub>RSS</sub>			13		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = -3/18 \text{ V}, V_{DD} = 400 \text{ V},$		69		nC
Gate-to-Source Charge	$Q_{GS}$	I <sub>D</sub> = 20 A (Note 5)		19		1
Gate-to-Drain Charge	$Q_{GD}$			18		
Gate-Resistance	$R_{G}$	f = 1 MHz		4.0		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = -3/18 \text{ V}, V_{DD} = 400 \text{ V},$		11		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D$ = 20 A, $R_G$ = 4.7 Ω, $T_J$ = 25°C, (Notes 4, 5)		35		1
Rise Time	t <sub>r</sub>	, ,		15		1
Fall Time	t <sub>f</sub>			9.6		1
Turn-On Switching Loss	E <sub>ON</sub>			51		μJ
Turn-Off Switching Loss	E <sub>OFF</sub>			29		1
Total Switching Loss	E <sub>TOT</sub>			80		1

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	•				•	
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS} = -3/18 \text{ V}, V_{DS} = 400 \text{ V},$		9.6		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 20 \text{ A}, R_G = 4.7 \Omega,$ $T_J = 175^{\circ}\text{C}, \text{ (Notes 4, 5)}$		41		
Rise Time	t <sub>r</sub>	]		14		
Fall Time	t <sub>f</sub>	1		12		
Turn-On Switching Loss	E <sub>ON</sub>	1		51		μJ
Turn-Off Switching Loss	E <sub>OFF</sub>			45		
Total Switching Loss	E <sub>TOT</sub>			96		
SOURCE-TO-DRAIN DIODE CHA	RACTERISTICS					
Forward Diode Voltage	$V_{SD}$	$V_{GS} = -3 \text{ V}, I_{SD} = 20 \text{ A}, T_{J} = 25^{\circ}\text{C}$		4.5	6.0	V
		$V_{GS} = -3 \text{ V}, I_{SD} = 20 \text{ A}, T_J = 175^{\circ}\text{C}$		4.2		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = -3 \text{ V}, I_S = 20 \text{ A},$ $dI/dt = 1000 \text{ A/}\mu\text{s}, V_{DS} = 400 \text{ V}$		19		ns
Charge Time	t <sub>a</sub>	dl/dt = 1000 A/μs, V <sub>DS</sub> = 400 V (Note 5)		11		
Discharge Time	t <sub>b</sub>	1		8		
Reverse Recovery Charge	Q <sub>RR</sub>	1		97		nC
Reverse Recovery Energy	E <sub>REC</sub>	1		8.7		μJ
		1				î e

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 $I_{RRM}$ 

11

Peak Reverse Recovery Current

E<sub>ON</sub>/E<sub>OFF</sub> result is with body diode.
 Defined by design, not subject to production test.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Output Characteristics




Figure 3. Transfer Characteristics




Figure 4. On-Resistance vs. Gate Voltage




Figure 5. On-Resistance vs. Drain Current




Figure 6. On–Resistance vs. Junction Temperature

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Characteristics




Figure 8. Stored Energy vs. Drain-to-Source Voltage




Figure 9. Gate Charge Characteristics




Figure 10. Reverse Conduction Characteristics




Figure 11. Reverse Conduction Characteristics




Figure 12. Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 13. Avalanche Current vs. Pulse Time (UIS)




Figure 14. Maximum Power Dissipation vs.

Case Temperature




Figure 15. Switching Loss vs. Collector Current




Figure 16. Switching Loss vs. Drain Current




Figure 17. Switching Loss vs. Drain Voltage




Figure 18. Switching Loss vs. Gate Resistance

#### **TYPICAL CHARACTERISTICS**




Figure 19. Switching Loss vs. Gate Resistance





Figure 20. Thermal Response Characteristics

#### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTBL023N065M3S	H-PSOF8L	2000 / Tape & Reel


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





## H-PSOF8L 9.90x10.38x2.30, 1.20P

#### **DATE 30 JUL 2024**



RECOMMENDATION \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

- NOTES:

  1. PACKAGE STANDARD REFERENCE: JEDEC MO-299, ISSUE B.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 3. "e" REPRESENTS THE TERMINAL PITCH.
- 4. THIS DIMENSION INCLUDES ENCAPSULATION THICKNESS "A1", AND PACKAGE BODY THICKNESS, BUT DOES NOT INCLUDE ATTACHED FEATURES, e.g., EXTERNAL OR CHIP CAPACITORS. AN INTEGRAL HEATSLUG IS NOT CONSIDERED AS ATTACHED FEATURE. 5. A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE HATCHED AREA.
- 6. DIMENSIONS b1,L1,L2 APPLY TO PLATED TERMINALS.
- 7. THE LOCATION AND SIZE OF EJECTOR MARKS ARE OPTIONAL. 8. THE LOCATION AND NUMBER OF FUSED LEADS ARE OPTIONAL.

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
Α	2.20	2.30	2.40	
A1	1.70	1.80	1.90	
b	0.70	0.80	0.90	
b1	9.70	9.80	9.90	
b2	0.35	0.45	0.55	
С	0.40	0.50	0.60	
D	10.28	10.38	10.48	
D/2	5.09	5.19	5.29	
D1	10.98	11.08	11.18	
D2	3.20	3.30	3.40	
D3	2.60	2.70	2.80	
D4	4.45	4.55	4.65	
D5	3.20	3.30	3.40	
D6	0.55	0.65	0.75	
Е	9.80	9.90	10.00	
E1	7.30	7.40	7.50	
E2	0.30	0.40	0.50	
E3	7.40	7.50	7.60	
E4	8.20	8.30	8.40	

DIM	MILLIMETERS					
DIIVI	MIN.	NOM.	MAX.			
E5	9.36	9.46	9.56			
E6	1.10	1.20	1.30			
E7	0.15	0.18	0.21			
е		1.20 BSC	;			
e/2	1	0.60 BSC	)			
Н	11.58	11.68	11.78			
H/2	5.74	5.84	5.94			
H1	7.15 BSC					
L	1.63	1.73	1.83			
L1	0.60	0.70	0.80			
L2	0.50	0.60	0.70			
L3	0.43	0.53	0.63			
θ		10° REF				
θ1		10° REF				
aaa		0.20				
bbb	0.25					
CCC	0.20					
ddd	0.20					
eee		0.10				

#### XXXX = Specific Device Code Α = Assembly Location

D/2

H/2

H1

**BOTTOM VIEW** 

(3x)

E1 E3 E4 E5

HEAT SLUG TERMINAL

= Year

WW = Work Week = Assembly Lot Code

AYWWZZ XXXXXXX XXXXXXX

**GENERIC** 

MARKING DIAGRAM\*

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON80466G	8AON80466G Electronic versions are uncontrolled except when accessed directly from the Document Repo- Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	H-PSOF8L 9.90x10.38x2.3	0, 1.20P	PAGE 1 OF 1		

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

L3

(DATUM A)

\_ b2 (8x)

/8\

L (8x)

(DATUM B)-

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales