# MOSFET – Power, Single, N-Channel 60 V, 61 A, 12 mΩ

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5844NLWF Wettable Flanks Product
- NVMFS Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	60	٧
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain Current $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	$T_{mb} = 25^{\circ}C$ $T_{mb} = 100^{\circ}C$	I <sub>D</sub>	61 43	Α
Power Dissipation $R_{\Psi J-mb}$ (Notes 1, 2, 3)	State	$T_{mb} = 25^{\circ}C$ $T_{mb} = 100^{\circ}C$	$P_{D}$	107 54	8
Continuous Drain Current $R_{\theta JA}$ (Notes 1, 3, 4)	Steady	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	DE	8.0	( )
Power Dissipation R <sub>0JA</sub> (Notes 1 & 3)	State	$T_A = 25^{\circ}C$ $T_A = 100^{\circ}C$	PD	3.7 1.8	W
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	Чом	247	Α
Current Limited by Pack (Note 4)	age	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	80	Α
Operating Junction and	Storage T	emperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Source Current (Body Diode)			IS	60	Α
Single Pulse Drain-to-Source Avalanche Energy ( $T_J = 25^{\circ}C$ , $V_{DD} = 50$ V, $V_{GS} = 10$ V, $I_{L(pk)} = 31$ A, $L = 0.1$ mH, $R_G = 25$ $\Omega$ )			E <sub>AS</sub>	48	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	1.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.



## ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	12 mΩ @ 10 V	61 A
60 V	16 mΩ @ 4.5 V	OTA



N-CHANNEL MOSFET





A = Assembly Location

/ = Year

W = Work Week

ZZ = Lot Traceability

# **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
  4. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condit	tion	Min	Тур	Max	Unit	
OFF CHARACTERISTICS								
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D =$	250 μΑ	60			٧	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				57		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 60 V	T <sub>J</sub> = 25 °C T <sub>J</sub> = 125°C			1 100	μΑ	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D =$	: 250 μA	1.5		2.3	V	
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.2	2	MV/°C	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A		10.2	12		
	, ,	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 10 A		13	16	mΩ	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub>	= 10 A	- N	27		S	
CHARGES, CAPACITANCES & GATE RESIS	STANCE			Nr				
Input Capacitance	C <sub>ISS</sub>	1110	100	in	1460			
Output Capacitance	Coss	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V		SUL	150		pF	
Reverse Transfer Capacitance	C <sub>RSS</sub>	OF	OUS	10	96			
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 48$	3 V; I <sub>D</sub> = 10 A	14,,	30			
Total Gate Charge	Q <sub>G(TOT)</sub>	Orthun	, <u>'</u> \ <u>\</u> \		15			
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 10 A			1.0		nC	
Gate-to-Source Charge	$Q_{GS}$				4.0			
Gate-to-Drain Charge	$Q_{GD}$	MIEL			8.0			
Plateau Voltage	$V_{GP}$	11/1/			3.0		V	
Gate Resistance	S R <sub>G</sub>	P			0.62		Ω	
SWITCHING CHARACTERISTICS (Note 6)	CEL							
Turn-On Delay Time	t <sub>d(ON)</sub>				12			
Rise Time	t <sub>r</sub>	Voc = 45 V Voc = 48 V			25			
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS}$ $I_D = 10 \text{ A}, R_G = 10 \text{ A}$	2.5 Ω		20		ns	
Fall Time	t <sub>f</sub>				10		1	
DRAIN-SOURCE DIODE CHARACTERISTIC	cs				J			
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.79	1.2		
		I <sub>S</sub> = 10 A	T <sub>J</sub> = 125°C		0.65		\ \	
Reverse Recovery Time	t <sub>RR</sub>				19			
Charge Time	ta	Voc = 0 V dlS/dt -	: 100 A/us		13		ns	
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, dIS/dt = 100 A/ $\mu$ s, $I_S$ = 10 A			6.0			
Reverse Recovery Charge	Q <sub>RR</sub>				15		nC	

- 5. Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
- 6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**






Figure 9. Resistive Switching Time Variation vs. Gate Resistance

1000

100

10

0.1 \_\_\_

ID, DRAIN CURRENT (A)

 $V_{GS}$  = 10 V Single Pulse  $T_{C}$  = 25°C

R<sub>DS(on)</sub> Limit

Thermal Limit Package Limit

10 100 25 50 75 100 125 150 175

V<sub>DS</sub>, DRAISN VOLTAGE (V)

Figure 11. Maximum Rated Forward Biased
Safe Operating Area

Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

T<sub>J</sub>, STARTING JUNCTION TEMPERATURE (°C)

Figure 10. Diode Forward Voltage vs. Current

30

#### **TYPICAL CHARACTERISTICS**




Figure 13. Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTMFS5844NLT1G	5844NL	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT1G	V5844L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLWFT1G	5844LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT3G	V5844L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5844NLWFT3G	5844LW	DFN5 (Pb-Free)	5000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging e, BRI Specifications Brochure, BRD8011/D.





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N** 

#### **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е	1.27 BSC				
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

#### **GENERIC MARKING DIAGRAM\***





XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

SIDE VIEW

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

	DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
ſ	DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales