

# MOSFET – Power, Single, N-Channel 40 V, 0.67 m $\Omega$ , 370 A

## NTMFS5C404NLT

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NTMFS5C404NLTWF Wettable Flank Option for Enhanced Optical Inspection
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	V
Gate-to-Source Voltage	)		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	370	Α
Current R <sub>θJC</sub> (Notes 1, 3)	Steady	T <sub>C</sub> = 100°C		260	73.
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_D$	200	W
R <sub>θJC</sub> (Note 1)		$T_C = 100^{\circ}C$		100	~
Continuous Drain		T <sub>A</sub> = 25°C	Ē	52	>
Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C	1/-	37	CX
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	3.9	W
R <sub>θJA</sub> (Notes 1 & 2)	IA (Notes 1 & 2)		56	1.9	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 µs	lрм	900	Α
Operating Junction and Storage Temperature			T <sub>3</sub> , T <sub>stg</sub>	–55 to + 175	°C
Source Current (Body Diode)			Is	191	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 38 A)			E <sub>AS</sub>	907	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			$T_L$	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.75	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta,IA}$	39	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	0.67 m $\Omega$ @ 10 V	070 4	
40 V	1.0 mΩ @ 4.5 V	370 A	




**N-CHANNEL MOSFET** 

#### MARKING DIAGRAM



DFN5 (SO-8FL) CASE 506EZ



XXXXXX = 5C404I

(NTMFS5C404NLT) or

404LWF

(NTMFS5C404NLTWF)

A = Assembly Location

Y = Year

W = Work Week

ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

### **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				21.6		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25 °C			10	
		$V_{DS} = 40 \text{ V}$	T <sub>J</sub> = 125°C			250	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-6.2		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		0.52	0.67	0
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 50 A		0.75	1.0	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I <sub>D</sub>	= 50 A		270	0	S
CHARGES, CAPACITANCES & GATE RESIS	TANCE				O		
Input Capacitance	C <sub>ISS</sub>			151	12168		
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V, } f = 1 \text{ MHz}$	$v$ , $V_{DS} = 25 V$	14.	4538		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		501	-101	79.8		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V}; I_D = 50 \text{ A}$		2, 41	81		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 10 \text{ V}, V_{DS} = 20$	0 V; I <sub>D</sub> = 50 A	VV.	181		
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 20 V, I <sub>D</sub> = 50 A			8.5		nC
Gate-to-Source Charge	Q <sub>GS</sub>				27.8		
Gate-to-Drain Charge	Q <sub>GD</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 2$	0 V; I <sub>D</sub> = 50 A		23.8		
Plateau Voltage	VGP	TIN FOI			2.7		V
SWITCHING CHARACTERISTICS (Note 5)	J, , C	)/".IE"					
Turn-On Delay Time	t <sub>d(ON)</sub>	M			24		
Rise Time	t <sub>r</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 20 \text{ V},$ $I_{D} = 50 \text{ A}, R_{G} = 1.0 \Omega$			135		
Turn-Off Delay Time	t <sub>d</sub> (OFF)				87		ns
Fall Time	t <sub>f</sub>				157		
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.7	1.2	\
*		$V_{GS} = 0 V,$ $I_{S} = 50 A$	T <sub>J</sub> = 125°C		0.61		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 50 \text{ A}$			97.4		
Charge Time	t <sub>a</sub>				46.5		ns
Discharge Time	t <sub>b</sub>				50.9		
Reverse Recovery Charge	Q <sub>RR</sub>				1		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**





Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**






Figure 13. Thermal Characteristics

#### **DEVICE ORDERING INFORMATION**

DEVICE ORDERING INFORMAT	rion -		DESIGN
Device	Marking	Package	Shipping <sup>†</sup>
NTMFS5C404NLTT1G	5C404L	DFN5 (Pb-Free)	1500 / Tape & Reel
NTMFS5C404NLTWFT1G	404LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NTMFS5C404NLTT3G	5C404L	DFN5 (Pb-Free)	5000 / Tape & Reel
NTMFS5C404NLTWFT3G	404LWF	DFN5 (Pb–Free, Wettable Flanks)	5000 / Tape & Reel
TFOr information on tape and reel sp. Specifications Brochure, BRD8011/D	SNOT RECONTAIN PLEASENTATIVE EPRESENTATIVE	EFOR	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.






// 0.10 C

△ 0.10 C


#### DFN5, 4.90 x 5.90 x 1.00, 1.27P CASE 506EZ **ISSUE B**


#### **DATE 16 SEP 2024**

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.



TOP VIEW






SCALED 2:1

DETAIL "A"

MILLIMETERS						
DIM	MIN	NOM	MAX			
А	0.90	1.00	1.10			
Α1	0.00		0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D	5.00	5.15	5.30			
D1	4.70	4.90	5.10			
D2	3.80	4.00	4.20			
Е	6.00	6.15	6.30			
E1	5.70	5.90	6.10			
E2	3.45	3.80	3.85			
е	1	1.27 BSC				
G	0.51	0.575	0.71			
k	1.10	1.20	1.40			
L	0.51	0.575	0.71			
L1	0.125 REF					
М	3.00	3.40	3.80			
Θ	0.		12°			




**GENERIC MARKING DIAGRAM\*** 



XXXXXX	= Specific Device Code
Α	= Assembly Location

Υ = Year W = Work Week 77 = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.



#### RECOMMENDED MOUNTING FOOTPRINT

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON24855H	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5, 4.90 x 5.90 x 1.00, 1.27P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves brisefin and of 160 m are trademarked so defined values of services and of the confined values and of the values of the confined values and of the values of the confined values and of the values of the special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales