

MOSFET – Power, Single, N-Channel, STD Gate, DUAL COOL[®], DFN8 5x6

60 V, 1.5 mΩ, 238 A

NTMFSCHT1D5N06C

Features

- Advanced Dual-Side Cool Package with Enhanced Heat-Dissipation Molding Compound
- Low $R_{DS(on)}$ to Minimize Conduction Losses
- Low Q_g to Minimize Gate Driving Losses
- MSL1 Robust Packaging Design
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Power Supply Unit (PSU)
- DC/DC Intermediated Bus Converter
- Control FET in High Switching Frequency Application
- Synchronous Rectifier
- ORing FET


MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$, Unless otherwise specified)

Parameter		Symbol	Value	Unit
Drain-to-Source Voltage		V_{DSS}	60	V
Gate-to-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current (Notes 1, 2)	$T_C = 25\text{ }^{\circ}\text{C}$	I_D	238	A
	$T_C = 100\text{ }^{\circ}\text{C}$		168	
Power Dissipation (Notes 1, 2)	$T_C = 25\text{ }^{\circ}\text{C}$	P_D	166	W
Pulsed Drain Current	$T_C = 25\text{ }^{\circ}\text{C}$, $t_p = 100\text{ }\mu\text{s}$	I_{DM}	676	A
Pulsed Source Current		I_{SM}		
Operating Junction and Storage Temperature Range		T_J, T_{stg}	-55 to +175	$^{\circ}\text{C}$
Source-Drain Current (Body Diode)	$T_C = 25\text{ }^{\circ}\text{C}$	I_S	166	A
Single Pulse Avalanche Energy ($I_{pk} = 62\text{ A}$) (Note 3)		E_{AS}	192	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T_L	260	$^{\circ}\text{C}$


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- The entire application environment impacts the thermal resistance values shown. They are not constants and are only valid for the particular conditions noted.
- Actual continuous current will be limited by thermal & electromechanical application board design.
- E_{AS} of 192 mJ is based on started $T_J = 25^\circ\text{C}$, $I_{AS} = 62 \text{ A}$, $V_{DD} = 48 \text{ V}$, $V_{GS} = 10 \text{ V}$, 100% avalanche tested.

$V_{(BR)DSS}$	$R_{DS(ON)} \text{ MAX}$	$I_D \text{ MAX}$
60 V	1.5 mΩ @ $V_{GS} = 10 \text{ V}$	238 A




N-CHANNEL MOSFET



DFN8
CASE 506EA

MARKING DIAGRAM



- XX = Specific Device Code
 A = Assembly Location
 Y = Year
 W = Work Week
 Z = Assembly Lot Code

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 6 of this data sheet.

THERMAL CHARACTERISTICS

Parameter	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case (Bottom)	$R_{\theta JCB}$	0.9	°C/W
Thermal Resistance, Junction-to-Case (Top)	$R_{\theta JCT}$	0.93	
Thermal Resistance, Junction-to-Ambient (Note 4)	$R_{\theta JA}$	39	

4. Actual continuous current will be limited by thermal & electromechanical application board design.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 1\text{ mA}, T_J = 25^\circ\text{C}$	60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\Delta V_{(BR)DSS} / \Delta T_J$	$I_D = 1\text{ mA}$, Referenced to 25°C		28		mV/°C
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60\text{ V}, T_J = 25^\circ\text{C}$			10	μA
		$V_{DS} = 60\text{ V}, T_J = 125^\circ\text{C}$			250 (Note 5)	
Gate-to-Source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = 20\text{ V}$			100	nA

ON CHARACTERISTICS

Drain-to-Source On Resistance	$R_{DS(ON)}$	$V_{GS} = 10\text{ V}, I_D = 50\text{ A}, T_J = 25^\circ\text{C}$		1.2	1.5	m Ω
		$V_{GS} = 6\text{ V}, I_D = 25\text{ A}, T_J = 25^\circ\text{C}$		2.0	2.7	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$	2.0		4.0	V
Gate Threshold Voltage Temperature Coefficient	$\Delta V_{GS(TH)} / \Delta T_J$	$V_{GS} = V_{DS}, I_D = 250\text{ }\mu\text{A}$		-7		mV/°C
Forward Transconductance	g_{FS}	$V_{DS} = 5\text{ V}, I_D = 50\text{ A}$		161		S

CHARGES, CAPACITANCES & GATE RESISTANCE

Input Capacitance (Note 5)	C_{ISS}	$V_{GS} = 0\text{ V}, V_{DS} = 30\text{ V}, f = 1\text{ MHz}$	2430	4860	7290	pF
Output Capacitance (Note 5)	C_{OSS}			2800	4200	
Reverse Transfer Capacitance (Note 5)	C_{RSS}			40	80	
Output Charge	Q_{OSS}	$V_{GS} = 6\text{ V}, V_{DD} = 30\text{ V}, I_D = 50\text{ A}$ $V_{GS} = 10\text{ V}, V_{DD} = 30\text{ V}, I_D = 50\text{ A}$		128		nC
Total Gate Charge (Note 5)	$Q_{G(TOT)}$			40	60	
Threshold Gate Charge	$Q_{G(TH)}$			65	98	
Gate-to-Source Charge	Q_{GS}			13		
Gate-to-Source Charge	Q_{GS}			22		
Gate-to-Drain Charge	Q_{GD}			11	20	
Gate Plateau Voltage	V_{GP}			4.6		
Gate Resistance (Note 5)	R_G	$f = 1\text{ MHz}$	1.0	1.7	2.5	Ω

SWITCHING CHARACTERISTICS

Turn-On Delay Time	$t_{d(ON)}$	Resistive Load, $V_{GS} = 0/10\text{ V}, V_{DD} = 30\text{ V},$ $I_D = 50\text{ A}, R_G = 2.5\text{ }\Omega$		26		ns
Rise Time	t_r			8		
Turn-Off Delay Time	$t_{d(OFF)}$			50		
Fall Time	t_f			9		

SOURCE-TO-DRAIN DIODE CHARACTERISTICS

Forward Diode Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 50\text{ A}, T_J = 25^\circ\text{C}$		0.84	1	V
		$V_{GS} = 0\text{ V}, I_S = 50\text{ A}, T_J = 125^\circ\text{C}$		0.70		



NTMFSCHT1D5N06C

ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

SOURCE-TO-DRAIN DIODE CHARACTERISTICS

Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}$, $dI/dt = 100\text{ A}/\mu\text{s}$, $I_S = 50\text{ A}$, $V_{DD} = 30\text{ V}$, $T_J = 25\text{ }^{\circ}\text{C}$		82		ns
Charge Time	t_a			41		
Discharge Time	t_b			41		
Reverse Recovery Charge	Q_{RR}			139		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

5. Defined by design, not subject to production test.



TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Normalized ON Resistance vs. Junction Temperature




Figure 6. Drain Leakage Current vs. Drain Voltage

NTMFSCHT1D5N06C

TYPICAL CHARACTERISTICS (continued)




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Characteristics




Figure 11. Safe Operating Area (SOA)




Figure 12. Avalanche Current vs. Pulse Time (UIS)

NTMFSCHT1D5N06C

TYPICAL CHARACTERISTICS (continued)




Figure 13. IDM vs. Pulse Width




Figure 14. Transient Thermal Response

ORDERING INFORMATION

Device	Device Marking	Package	Shipping†
NTMFSCHT1D5N06CTWG	7T	DFN8 4.9x5.8 (Pb-Free/Halogen Free)	3000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, [BRD8011/D](#).


NTMFSCHT1D5N06C

REVISION HISTORY

Revision	Description of Changes	Date
0	Initial document release.	10/30/2026


DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






DFN-8 4.90x5.80x0.80, 1.27P
CASE 506EA
ISSUE A


DATE 25 SEP 2026




TOP VIEW




FRONT VIEW



BOTTOM VIEW




SIDE VIEW




LAND PATTERN RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR
PB-FREE STRATEGY AND SOLDERING DETAILS,
PLEASE DOWNLOAD THE ONSEMI SOLDERING
AND MOUNTING TECHNIQUES REFERENCE
MANUAL, SOLDERRM/D.




DETAIL B
SCALE: 2:1



DETAIL A
SCALE: 2:1

DIM	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.75	0.80	0.85
A1	-	-	0.05
A3	0.25 REF		
b	0.21	0.31	0.41
b1	0.44	0.54	0.64
D	4.90	5.00	5.10
D1	4.90 BSC		
D2	3.72	3.82	3.92
D3	4.30	4.40	4.50
D4	2.75 REF		
D5	0.79 REF		
E	6.05	6.15	6.25
E1	5.80 BSC		
E2	3.67	3.77	3.87
E3	0.60 REF		
E4	3.85 REF		
E5	0.54 REF		
E6	0.60 REF		
E7	0.50 REF		
E8	0.52	0.62	0.72
e	1.27 BSC		
e/2	0.635BSC		
k	1.10 REF		
L	0.56	0.66	0.76
L1	0.15	0.25	0.35
Θ	0°	---	7°

GENERIC MARKING DIAGRAM*



XX = Specific Device Code
A = Assembly Location
Y = Year
W = Work Week
Z = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON69581H	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	DFN-8 4.90x5.80x0.80, 1.27P	PAGE 1 OF 1

onsemi and **onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales