MOSFET - Power, Single, N-Channel, μ8FL 60 V, 24 m Ω

Features

- Small Footprint (3.3 x 3.3 mm) for Compact Designs
- Low Q_{G(TOT)} to Minimize Switching Losses
- Low Capacitance to Minimize Driver Losses
- These are Pb-Free Devices

Applications

- Motor Drivers
- DC-DC Converters
- Synchronous Rectification
- Power Management

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parar	Symbol	Value	Unit		
Drain-to-Source Voltag	V_{DSS}	60	V		
Gate-to-Source Voltage	9		V _{GS}	±20	V
Continuous Drain		T _{mb} = 25°C	I _D	20	Α
Current R _{ΨJ-mb} (Notes 1, 2, and 3)		T _{mb} = 100°C		14	
Power Dissipation		T _{mb} = 25°C	P _D	19	W
$R_{\Psi J-mb}$ (Notes 1, 2, and 3)	Steady	T _{mb} = 100°C		10	
Continuous Drain	State	T _A = 25°C	I _D	8	Α
Current R _{θJA} (Notes 1 & 3)		T _A = 100°C		6	
Power Dissipation		T _A = 25°C	P_{D}	3.1	W
R _{θJA} (Notes 1 & 3)		T _A = 100°C		1.6	
Pulsed Drain Current	T _A = 25	°C, t _p = 10 μs	I _{DM}	133	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to 175	ç
Source Current (Body D	Is	20	Α		
Single Pulse Drain-to-Source Avalanche Energy (T _J = 25°C, V _{DD} = 50 V, V _{GS} = 10 V, $I_{L(pk)}$ = 14.4 A, L = 1.0 mH, R_G = 25 Ω)			E _{AS}	20	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	7.9	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	48	

^{1.} The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
60 V	24 mΩ @ 10 V	20 A
	32 mΩ @ 4.5 V	2014

N-Channel





CASE 511AB

sd s d



MARKING DIAGRAM

5826 = Specific Device Code Α = Assembly Location

= Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTTFS5826NLTAG	WDFN8 (Pb-Free)	1500/Tape & Reel
NTTFS5826NLTWG	WDFN8 (Pb-Free)	5000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


2. 3.	Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface. Surface-mounted on FR4 board using a 650 mm ² , 2 oz. Cu pad.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
OFF CHARACTERISTICS	•				-	-	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				58.6		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ	
		$V_{GS} = 0 \text{ V},$ $V_{DS} = 60 \text{ V}$	T _J = 125°C			10		
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 4)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		3.0	V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.6		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 7.5 A		19	24	mΩ	
		V _{GS} = 4.5 V	I _D = 7.5 A		25	32		
Forward Transconductance	g _{FS}	V _{DS} = 15 V, I _D	= 5.0 A		8		S	
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE						
Input Capacitance	C _{iss}				850		pF	
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	Iz, V _{DS} = 25 V		85		1	
Reverse Transfer Capacitance	C _{rss}				50		1	
Total Gate Charge	Q _{G(TOT)}				8.4		nC	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS}$		1.0				
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS}$ $I_{D} = 5.0$		2.5				
Gate-to-Drain Charge	Q_{GD}		•		3.9		┦	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 48V, I _D = 5.0A			16	25	nC	
Gate Resistance	R_{G}	T _A = 25°C			1.5		Ω	
SWITCHING CHARACTERISTICS (No	ote 5)							
Turn-On Delay Time	t _{d(on)}				9.0	18	ns	
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DS}$	s = 48 V,		15	28	-	
Turn-Off Delay Time	t _{d(off)}	$I_D = 5.0 \text{ A}, R_G$	= 2.5 Ω		14	25		
Fall Time	t _f				5.4	12		
Turn-On Delay Time	t _{d(on)}				7.0	12	ns	
Rise Time	t _r	$V_{GS} = 10 \text{ V}, V_{DS}$	_S = 48 V,		10	20		
Turn-Off Delay Time	t _{d(off)}	$I_D = 5.0 \text{ A}, R_G = 2.5 \Omega$			17	30		
Fall Time	t _f				3.5	6.0		
DRAIN-SOURCE DIODE CHARACTE	RISTICS							
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.8	2.3	V	
		$I_{S} = 7.5 \text{A}$	T _J = 125°C		0.7			
Reverse Recovery Time	t _{RR}				15		ns	
Charge Time	t _a	$V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,}$ $I_S = 5.0 \text{ A}$			12			
Discharge Time	t _b				4		1	
Reverse Recovery Charge	Q _{RR}				13		nC	

^{4.} Pulse Test: pulse width = 300 μ s, duty cycle \leq 2%. 5. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



vs. Voltage

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current



Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. **Starting Junction Temperature**

TYPICAL CHARACTERISTICS





Figure 13. Thermal Response





WDFN8 3.3x3.3, 0.65P CASE 511AB ISSUE D


DATE 23 APR 2012



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH
 PROTRUSIONS OR GATE BURRS.

	MILLIMETERS				INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00		0.05	0.000		0.002	
b	0.23	0.30	0.40	0.009	0.012	0.016	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	3.30 BSC			0	.130 BSC	;	
D1	2.95	3.05	3.15	0.116	0.120	0.124	
D2	1.98	2.11	2.24	0.078	0.083	0.088	
E	3.30 BSC			0.130 BSC			
E1	2.95	3.05	3.15	0.116	0.120	0.124	
E2	1.47	1.60	1.73	0.058	0.063	0.068	
E3	0.23	0.30	0.40	0.009	0.012	0.016	
е		0.65 BSC	;	0.026 BSC			
G	0.30	0.41	0.51	0.012	0.016	0.020	
K	0.65	0.80	0.95	0.026	0.032	0.037	
L	0.30	0.43	0.56	0.012	0.017	0.022	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
М	1.40	1.50	1.60	0.055	0.059	0.063	
θ	0 °		12 °	0 °		12 °	




GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

= Year WW = Work Week = Pb-Free Package



DIMENSION: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON30561E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	WDFN8 3.3X3.3, 0.65P		PAGE 1 OF 1		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales