

# MOSFET – Power, N-Channel, SUPERFET® III, Easy Drive

## 650 V, 360 mΩ, 10 A

### NVD360N65S3

#### Features

- Ultra Low Gate Charge & Low Effective Output Capacitance
- Lower FOM ( $R_{DS(on) max.} \times Q_g \text{ typ.} \times R_{DS(on) max.} \times E_{OSS}$ )
- 100% Avalanche Tested
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	650	V
Gate-to-Source Voltage – DC	$V_{GSS}$	$\pm 30$	V
Gate-to-Source Voltage – AC ( $f > 1$ Hz)	$V_{GSS}$	$\pm 30$	V
Drain Current – Continuous ( $T_C = 25^\circ\text{C}$ )	$I_D$	10	A
Drain Current – Continuous ( $T_C = 100^\circ\text{C}$ )	$I_D$	6	A
Drain Current – Pulsed (Note 3)	$I_{DM}$	25	A
Power Dissipation ( $T_C = 25^\circ\text{C}$ )	$P_D$	83	W
Power Dissipation – Derate Above $25^\circ\text{C}$	$P_D$	0.67	W/ $^\circ\text{C}$
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to +150	$^\circ\text{C}$
Single Pulsed Avalanche Energy (Note 4)	$E_{AS}$	40	mJ
Repetitive Avalanche Energy (Note 3)	$E_{AR}$	0.83	mJ
MOSFET dv/dt	dv/dt	100	V/ns
Peak Diode Recovery dv/dt (Note 5)	dv/dt	20	V/ns
Max. Lead Temperature for Soldering Purposes (1/8" from case for 5 s)	$T_L$	300	$^\circ\text{C}$


#### THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case, Max. (Notes 1, 2)	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient, Max. (Notes 1, 2, 6)	$R_{\theta JA}$	52	


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. The entire application environment impacts the thermal resistance values shown. They are not constants and are only valid for the particular conditions noted.
2. Assembled to an infinite heatsink with perfect heat transfer from the case (assumes 0 K/W thermal interface).
3. Repetitive rating: pulse-width limited by maximum junction temperature.
4.  $I_{AS} = 2.1$  A,  $R_G = 25 \Omega$ , starting  $T_J = 25^\circ\text{C}$ .
5.  $I_{SD} = 5$  A,  $di/dt \leq 200$  A/ $\mu\text{s}$ ,  $V_{DD} \leq 400$  V, starting  $T_J = 25^\circ\text{C}$ .
6. Device on 1 in<sup>2</sup> pad 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.

$V_{DSS}$	$R_{DS(ON) MAX}$	$I_D MAX$
650 V	360 mΩ @ 10 V	10 A




POWER MOSFET



DPAK  
CASE 369C

#### MARKING DIAGRAM



- A = Assembly Location  
Y = Year  
WW = Work Week  
V360N65S3 = Specific Device Code

#### ORDERING INFORMATION

Device	Package	Shipping†
NVD360N65S3	DPAK3 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NVD360N65S3

## ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
-----------	--------	-----------------	-----	-----	-----	------

### OFF CHARACTERISTICS

Drain-to-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{ V}, I_D = 1\text{ mA}, T_J = 25^\circ\text{C}$	650			V
Drain-to-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS} = 0\text{ V}, I_D = 1\text{ mA}, T_J = 150^\circ\text{C}$	700			V
Breakdown Voltage Temperature Coefficient	$\Delta BV_{DSS}/\Delta T_J$	$I_D = 1\text{ mA}$ , Referenced to $25^\circ\text{C}$		650		$\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0\text{ V}, V_{DS} = 650\text{ V}$			1	$\mu\text{A}$
		$V_{DS} = 520\text{ V}, T_C = 125^\circ\text{C}$		0.33		
Gate-to-Body Leakage Current	$I_{GSS}$	$V_{GS} = \pm 30\text{ V}, V_{DS} = 0\text{ V}$			$\pm 100$	nA

### ON CHARACTERISTICS

Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS} = V_{DS}, I_D = 0.2\text{ mA}$	2.5		4.5	V
Threshold Temperature Coefficient	$\Delta V_{GS(th)}/\Delta T_J$	$V_{GS} = V_{DS}, I_D = 0.2\text{ mA}$		-8.8		$\text{mV}/^\circ\text{C}$
Static Drain-to-Source On Resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 5\text{ A}$		314	360	$\text{m}\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS} = 20\text{ V}, I_D = 5\text{ A}$		6		S

### DYNAMIC CHARACTERISTICS

Input Capacitance	$C_{iss}$	$V_{GS} = 0\text{ V}, V_{DS} = 400\text{ V}, f = 1\text{ MHz}$		756		$\text{pF}$
Output Capacitance	$C_{oss}$			17.4		
Reverse Transfer Capacitance	$C_{rss}$			1.53		
Effective Output Capacitance	$C_{oss(eff.)}$	$V_{DS} = 0\text{ V to } 400\text{ V}, V_{GS} = 0\text{ V}$		179		$\text{pF}$
Energy Related Output Capacitance	$C_{oss(er.)}$	$V_{DS} = 0\text{ V to } 400\text{ V}, V_{GS} = 0\text{ V}$		29.3		$\text{pF}$
Total Gate Charge at 10 V	$Q_{G(TOT)}$	$V_{GS} = 10\text{ V}, V_{DS} = 400\text{ V}, I_D = 5\text{ A}$ (Note 7)		16.8		$\text{nC}$
Threshold Gate Charge	$Q_{G(TH)}$			2.8		
Gate-to-Source Gate Charge	$Q_{GS}$			4.6		
Gate-to-Drain "Miller" Charge	$Q_{GD}$			7		
Equivalent Series Resistance	ESR	$f = 1\text{ MHz}$		1		$\Omega$

### SWITCHING CHARACTERISTICS

Turn-On Delay Time	$t_{d(on)}$	$V_{GS} = 10\text{ V}, V_{DD} = 400\text{ V},$ $I_D = 5\text{ A}, R_g = 4.7\ \Omega$ (Note 7)		13.6		ns
Turn-On Rise Time	$t_r$			9.44		
Turn-Off Delay Time	$t_{d(off)}$			33.9		
Turn-Off Fall Time	$t_f$			11.2		

### SOURCE-DRAIN DIODE CHARACTERISTICS

Maximum Continuous Source-to-Drain Diode Forward Current	$I_S$	$V_{GS} = 0\text{ V}$			10	A
Maximum Pulsed Source-to-Drain Diode Forward Current	$I_{SM}$	$V_{GS} = 0\text{ V}$			25	A
Source-to-Drain Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0\text{ V}, I_{SD} = 5\text{ A}$			1.2	V
Reverse Recovery Time	$t_{rr}$	$V_{GS} = 0\text{ V}, dI_F/dt = 100\text{ A}/\mu\text{s},$ $I_{SD} = 5\text{ A}$		197		ns
Charge Time	$t_a$			18		
Discharge Time	$t_b$			10		
Reverse Recovery Charge	$Q_{rr}$			2089		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Essentially independent of operating temperature typical characteristics.

# NVD360N65S3

## TYPICAL CHARACTERISTICS




Figure 1. On-Region Characteristics 25°C




Figure 2. On-Region Characteristics 150°C




Figure 3. Transfer Characteristics




Figure 4.  $R_{DS(on)}$  vs. Gate Voltage




Figure 5. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 6. On-Resistance Variation vs. Temperature

TYPICAL CHARACTERISTICS




Figure 7. Drain-to-Source Leakage Current vs. Voltage




Figure 8. Capacitance Characteristics




Figure 9. Gate Charge Characteristics




Figure 10. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 11. Maximum Safe Operating Area




Figure 12. Breakdown Voltage Variation vs. Temperature

TYPICAL CHARACTERISTICS




Figure 13.  $E_{OSS}$  vs. Drain to Source Voltage




Figure 14. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Transient Thermal Response Curve




Figure 16. Gate Charge Test Circuit & Waveform




Figure 17. Resistive Switching Test Circuit & Waveforms






Figure 18. Unclamped Inductive Switching Test Circuit & Waveforms

# NVD360N65S3



**Figure 19. Peak Diode Recovery  $dv/dt$  Test Circuit & Waveforms**



SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




DPAK-3 6.10x6.54x2.28, 2.29P  
CASE 369C  
ISSUE K

DATE 14 MAY 2026





SCALE 1:1



MILLIMETERS			
DIM	MIN	NOM	MAX
A	2.18	2.28	2.38
A1	0.00	---	0.13
b	0.63	0.76	0.89
b2	0.72	0.93	1.14
b3	4.57	5.02	5.46
c	0.46	0.54	0.61
c2	0.46	0.54	0.61
D	5.97	6.10	6.22
E	6.35	6.54	6.73
e	2.29 BSC		
H	9.40	9.91	10.41
L	1.40	1.59	1.78
L1	2.90 REF		
L2	0.51 BSC		
L3	0.89	---	1.27
L4	---	---	1.01
Z	3.93	---	---




BOTTOM VIEW




ALTERNATE CONSTRUCTIONS

NOTES:

1. DIMENSIONING AND TOLERANCING ASME Y14.5M, 2018.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3, AND Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
7. OPTIONAL MOLD FEATURE.



DETAIL A  
ROTATED 90° CW



RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.


<b>DOCUMENT NUMBER:</b>	<b>98AON10527D</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>DPAK-3 6.10x6.54x2.28, 2.29P</b>	<b>PAGE 1 OF 2</b>

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

**DPAK-3 6.10x6.54x2.28, 2.29P**  
**CASE 369C**  
**ISSUE K**

DATE 13 MAY 2026

**GENERIC  
MARKING DIAGRAM\***



- XXXXXX = Device Code
- A = Assembly Location
- L = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

- |  |  |   |   |  |
|--|--|---|---|--|
| <p>STYLE 1:<br/> PIN 1. BASE<br/> 2. COLLECTOR<br/> 3. EMITTER<br/> 4. COLLECTOR</p> | <p>STYLE 2:<br/> PIN 1. GATE<br/> 2. DRAIN<br/> 3. SOURCE<br/> 4. DRAIN</p>          | <p>STYLE 3:<br/> PIN 1. ANODE<br/> 2. CATHODE<br/> 3. ANODE<br/> 4. CATHODE</p> | <p>STYLE 4:<br/> PIN 1. CATHODE<br/> 2. ANODE<br/> 3. GATE<br/> 4. ANODE</p>              | <p>STYLE 5:<br/> PIN 1. GATE<br/> 2. ANODE<br/> 3. CATHODE<br/> 4. ANODE</p>     |
| <p>STYLE 6:<br/> PIN 1. MT1<br/> 2. MT2<br/> 3. GATE<br/> 4. MT2</p>                 | <p>STYLE 7:<br/> PIN 1. GATE<br/> 2. COLLECTOR<br/> 3. EMITTER<br/> 4. COLLECTOR</p> | <p>STYLE 8:<br/> PIN 1. N/C<br/> 2. CATHODE<br/> 3. ANODE<br/> 4. CATHODE</p>   | <p>STYLE 9:<br/> PIN 1. ANODE<br/> 2. CATHODE<br/> 3. RESISTOR ADJUST<br/> 4. CATHODE</p> | <p>STYLE 10:<br/> PIN 1. CATHODE<br/> 2. ANODE<br/> 3. CATHODE<br/> 4. ANODE</p> |

<b>DOCUMENT NUMBER:</b>	<b>98AON10527D</b>	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
<b>DESCRIPTION:</b>	<b>DPAK-3 6.10x6.54x2.28, 2.29P</b>	<b>PAGE 2 OF 2</b>

**onsemi** and **Onsemi** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

### ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)