

# MOSFET – Power, Single N-Channel Logic Level, DPAK

# **60 V, 54 A, 17 m**Ω **NVD5484NL**

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- High Current Capability
- Avalanche Energy Specified
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Param	Value	Unit		
V <sub>DSS</sub>	Drain-to-Source Voltage			60	V
V <sub>GS</sub>	Gate-to-Source Voltage			±20	V
I <sub>D</sub>	Continuous Drain Cur-		T <sub>C</sub> = 25°C	54	Α
	rent R <sub>θJC</sub> (Notes 1 & 3)	Steady	T <sub>C</sub> = 100°C	38	
$P_{D}$	Power Dissipation R <sub>θJC</sub>	State	T <sub>C</sub> = 25°C	100	W
	(Note 1)		T <sub>C</sub> = 100°C	50	
I <sub>D</sub>	Continuous Drain Current R <sub>B.IA</sub> (Notes 1, 2 &		T <sub>A</sub> = 25°C	10.7 A	
	3)	Steady	T <sub>A</sub> = 100°C	7.6	
P <sub>D</sub>	Power Dissipation $R_{\theta JA}$	State	T <sub>A</sub> = 25°C	3.9	W
	(Notes 1 & 2)		T <sub>A</sub> = 100°C	2.0	
I <sub>DM</sub>	Pulsed Drain Current	$T_{A} = 25^{\circ}$	C, t <sub>p</sub> = 10 μs	305	Α
I <sub>Dmaxpkg</sub>	Current Limited by Package (Note 3)	T <sub>A</sub>	= 25°C	60	Α
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage Temperature			-55 to +175	°C
I <sub>S</sub>	Source Current (Body Did	83	Α		
E <sub>AS</sub>	Single Pulse Drain-to-So Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = $I_{L(pk)}$ = 50 A, L = 0.1 mH,	125	mJ		
T <sub>L</sub>	Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
$R_{\theta JC}$	Junction-to-Case - Steady State (Drain)	1.5	°C/W
$R_{\theta JA}$	Junction-to-Ambient - Steady State (Note 2)	38	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.


V <sub>(BR)DSS</sub> R <sub>DS(on)</sub>		I <sub>D</sub>	
60 V	17 m $\Omega$ @ 10 V	54 A	
00 V	23 mΩ @ 4.5 V	34 A	



DPAK CASE 369AA STYLE 2



# MARKING DIAGRAMS & PIN ASSIGNMENT



A = Assembly Location\*

Y = Year WW = Work Week 5484NL = Device Code G = Pb-Free Package

\* The Assembly Location Code (A) is front side optional. In cases where the Assembly Location is stamped in the package bottom (molding ejecter pin), the front side assembly code may be blank.

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 5.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)


Symbol	Parameter	Test Condition		Min	Тур	Max	Unit
OFF CHARAC	CTERISTICS				•		•
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	_	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C	_	-	1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 125°C	_	-	10	1
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	<sub>S</sub> = ±20 V	-		±100	nA
ON CHARAC	TERISTICS (Note 4)						
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D}$	= 250 μΑ	1.5	1.9	2.5	V
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I	<sub>D</sub> = 25 A	_	13.5	17	mΩ
		$V_{GS} = 4.5 V,$	I <sub>D</sub> = 25 A	_	18	23	1
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 15 V, I	<sub>D</sub> = 20 A	_	41	-	S
CHARGES AN	ND CAPACITANCES					•	•
C <sub>iss</sub>	Input Capacitance	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 25 \text{ V}$		_	1410	-	pF
C <sub>oss</sub>	Output Capacitance			_	315	-	1
C <sub>rss</sub>	Reverse Transfer Capacitance			-	135	-	1
Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>DS</sub> = 48 V,	V <sub>GS</sub> = 4.5 V	_	27	-	nC
		$I_D = 23 \text{ A}$	V <sub>GS</sub> = 10 V	-	48	-	1
Q <sub>G(TH)</sub>	Threshold Gate Charge	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V, I <sub>D</sub> = 23 A		-	0.9	-	1
Q <sub>GS</sub>	Gate-to-Source Charge			-	4.4	-	1
$Q_{GD}$	Gate-to-Drain Charge			-	19	-	1
$R_{G}$	Gate Resistance			-	8.5		Ω
SWITCHING (	CHARACTERISTICS (Note 5)						
t <sub>d(on)</sub>	Turn-On Delay Time			_	18	-	ns
t <sub>r</sub>	Rise Time	V <sub>GS</sub> = 4.5 V, V	ns = 48 V.	_	160	-	1
t <sub>d(off)</sub>	Turn-Off Delay Time	$I_D = 23  A, R_0$		-	100	-	1
t <sub>f</sub>	Fall Time			_	110	-	1
t <sub>d(on)</sub>	Turn-On Delay Time			-	7.8	-	1
t <sub>r</sub>	Rise Time	V <sub>GS</sub> = 10 V, V	ne = 48 V.	-	45	-	1
t <sub>d(off)</sub>	Turn-Off Delay Time	$I_D = 23 \text{ A}, R_G = 10 \Omega$		-	152	-	1
t <sub>f</sub>	Fall Time			-	113	-	1
DRAIN-SOUF	RCE DIODE CHARACTERISTICS						
V <sub>SD</sub>	Forward Diode Voltage	$V_{GS} = 0 V$	$T_J = 25^{\circ}C$	_	0.9	1.2	V
		$I_{S} = 25 \text{ A}$	T <sub>J</sub> = 125°C	-	0.8	-	1
t <sub>RR</sub>	Reverse Recovery Time		•	-	64	-	ns
ta	Charge Time	V <sub>GS</sub> = 0 V, dls/dt	:= 100 A/us.	_	33	-	1
tb	Discharge Time	l <sub>S</sub> = 23 A		-	31	-	1
Q <sub>RR</sub>	Reverse Recovery Charge			_	118	_	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### TYPICAL CHARACTERISTICS (continued)




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

#### TYPICAL CHARACTERISTICS (continued)




Figure 12. Thermal Response

#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NVD5484NLT4G-VF01	DPAK (Pb-Free)	2500 / Tape & Reel

#### **DISCONTINUED** (Note 6)

NVD5484NLT4G	DPAK	2500 / Tape & Reel
	(Pb-Free)	·

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>6.</sup> **DISCONTINUED:** This device is not recommended for new design. Please contact your **onsemi** representative for information. The most current information on this device may be available on <a href="https://www.onsemi.com">www.onsemi.com</a>.




# **DPAK (SINGLE GUAGE)** CASE 369AA **ISSUE B** SCALE 1:1 C

**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	



## STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE

STYLE 5:

4. COLLECTOR

# STYLE 2: PIN 1. GATE

STYLE 6:

2. DRAIN 3. SOURCE 4. DRAIN

#### STYLE 3: PIN 1. ANODE


2. CATHODE 3. ANODE CATHODE

# STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE

# STYLE 7:


PIN 1. GATE 2. COLLECTOR PIN 1. MT1 2. MT2 3. GATE 3. EMITTER COLLECTOR

## **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales