

# **MOSFET** – Power, Single N-Channel 40 V, 11 mΩ, 37 A

# **NVLJWS011N04CL**

#### **Features**

- Small Footprint for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	40	٧
Gate-to-Source Voltage	€		V <sub>GS</sub>	±20	٧
Continuous Drain	T <sub>C</sub> = 25°C		I <sub>D</sub>	37	Α
Current R <sub>θJC</sub> (Notes 1, 3)	Steady	T <sub>C</sub> = 100°C		26	
Power Dissipation R <sub>θJC</sub> (Note 1)	State	T <sub>C</sub> = 25°C	$P_{D}$	28	W
		T <sub>C</sub> = 100°C		14	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	11	Α
Current R <sub>θJA</sub> (Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C		8	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	2.4	W
R <sub>θJA</sub> (Notes 1, 2)		T <sub>A</sub> = 100°C		1.2	
Pulsed Drain Current	$T_A = 25$	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	129	Α
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			Is	24	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 1.9 A)			E <sub>AS</sub>	48	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	5.3	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	63	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	11 mΩ @ 10 V	37 A
40 V	18 mΩ @ 4.5 V	O/A

#### **ELECTRICAL CONNECTION**



**N-CHANNEL MOSFET** 



#### WDFNW6 (2.05x2.05) CASE 515AD

### MARKING DIAGRAM



XXXX = Specific Device Code

= Assembly Location

L = Wafer Lot Y = Year

W = Work Week

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS					•	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				21		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	= 0 V, T <sub>J</sub> = 25 °C			10	
		V <sub>DS</sub> = 40 V	T <sub>J</sub> = 125°C			100	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 20 \mu A$		1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-5.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A		9	11	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 8 A		14	18	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 3 V, I <sub>D</sub> = 8 A			23		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			550		pF
Output Capacitance	Coss				230		
Reverse Transfer Capacitance	C <sub>RSS</sub>				10		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 32 \text{ V}; I_D = 8 \text{ A}$			5.0		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 32 V; I <sub>D</sub> = 8A			10.5		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.0		nC
Gate-to-Source Charge	Q <sub>GS</sub>				1.9		
Gate-to-Drain Charge	Q <sub>GD</sub>				1.6		
Plateau Voltage	V <sub>GP</sub>				2.9		V
SWITCHING CHARACTERISTICS (Note	5)						
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 32 V, $I_{D}$ = 8 A, $R_{G}$ = 6 $\Omega$			6.9		
Rise Time	t <sub>r</sub>				2.6		- ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				20		
Fall Time	t <sub>f</sub>				3.5		
DRAIN-SOURCE DIODE CHARACTERIS	STICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V},$ $I_{S} = 8 \text{ A}$	T <sub>J</sub> = 25°C		0.82	1.2	
			T <sub>J</sub> = 125°C		0.69		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 8 \text{ A}$			23		ns
Charge Time	t <sub>a</sub>				11.8		
Discharge Time	t <sub>b</sub>				11.5		
Reverse Recovery Charge	Q <sub>RR</sub>				11		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**




Figure 12. I<sub>PEAK</sub> vs. Time in Avalanche

Figure 11. Safe Operating Area

#### **TYPICAL CHARACTERISTICS**




Figure 13. Transient Thermal Response Curve

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVLJWS011N04CLTAG	011N	WDFNW6 (Pb-Free, Wettable Flanks)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

#### WDFNW6 2.05x2.05, 0.65P

CASE 515AD **ISSUE O** 

**DATE 25 JUN 2021** 



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
  DIMENSION & APPLIES TO PLATED TERMINALS AND IS
  MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL
- AS THE TERMINALS.


  POSITIONAL TOLERANCE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

DIM

Α

MIN.


0.70





PIN ONE


REFERENCE

В









0.00 \_\_\_ 0.05 A1 0.20 REF АЗ 0.10 \_\_\_ Α4 \_\_\_ 0.25 0.30 0.35 b 1.95 2.05 2.15 D 0.84 0.89 0.94 D2 Ε 1.95 2.15 2.05 1.35 E2 1,40 1.45 0.55 0.65 **E3** 0.60 0.65 BSC е 0.40 REF Κ K2 0.35 REF 0.275 0.325 L 0.375

**MILLIMETERS** 


 $N\square M$ .


0.75

MAX.


0.80


0.09





(SUPPLEMENTAL)





MOUNTING FOOTPRINT

**GENERIC MARKING DIAGRAM\*** 

> XXXX **ALYW**

XXXX = Specific Device Code

Α = Assembly Location

= Wafer Lot L

Υ = Year

W = Work Week \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

For additional information on our Pb-Free strategy and soldering details, please download the DN Seniconductor Soldering and Mounting Techniques Reference Manual, SILIJERRM/J.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative