

# MOSFET - Power, Single N-Channel, T10, STD Gate, SO8FL

80 V, 13.8 mΩ, 35 A

# **NVMFWS014N08X**

#### **Features**

- Low Q<sub>RR</sub>, Soft Recovery Body Diode
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Applications**

- Synchronous Rectification (SR) in DC-DC and AC-DC
- Motor Drives
- Automotive 48 V System


#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter	Symbol	Value	Unit	
Drain-to-Source Voltage	$V_{DSS}$	80	V	
Gate-to-Source Voltage	DC	V <sub>GS</sub>	±20	V
Continuous Drain Current	T <sub>C</sub> = 25°C	I <sub>D</sub>	35	Α
(Note 1)	T <sub>C</sub> = 100°C		25	
Power Dissipation (Note 1)	T <sub>C</sub> = 25°C	$P_{D}$	35	W
Pulsed Drain Current	$T_C = 25^{\circ}C$ , $t_p = 100 \mu s$	I <sub>DM</sub>	126	Α
Operating Junction and Storage Range	T <sub>J</sub> , T <sub>STG</sub>	–55 to +175	°C	
Source Current (Body Diode)		I <sub>S</sub>	60	Α
Single Pulse Avalanche Energy (I <sub>PK</sub> = 20 A)	E <sub>AS</sub>	20	mJ	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Surface mounted on FR4 board using a 1 in2, 1 oz. Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 3.  $E_{AS}$  is based on started  $T_J$  = 25°C, rated  $I_{AS}$ ,  $V_{DD}$  = 64 V,  $V_{GS}$  = 10 V, 100% avalanche tested.

V <sub>(BR)DSS</sub>	V <sub>(BR)DSS</sub> R <sub>DS(ON)</sub> MAX	
80 V	13.8 m $\Omega$ @ V <sub>GS</sub> = 10 V	35 A




**N-CHANNEL MOSFET** 



DFNW5 (SO-8FL) CASE 507BA

#### **MARKING DIAGRAM**



014N8W= Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

# **ORDERING INFORMATION**

See detailed ordering, marking and shipping information on page 5 of this data sheet.

# THERMAL CHARACTERISTICS

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	4.3	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	38	

# **ELECTRICAL CHARACTERISTICS** (T<sub>.1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
OFF CHARACTERISTICS				•	•		
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}, T_J = 25^{\circ}\text{C}$	80			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	$\Delta V_{(BR)DSS}/$ $\Delta T_J$	I <sub>D</sub> = 1 mA. Referenced to 25°C		32		mV/°C	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80 V, T <sub>J</sub> = 25°C			1.0	μΑ	
		V <sub>DS</sub> = 80 V, T <sub>J</sub> = 125°C			250		
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA	
ON CHARACTERISTICS							
Drain-to-Source On Resistance	R <sub>DS(ON)</sub>	$V_{GS} = 10 \text{ V}, I_D = 6 \text{ A}, T_J = 25^{\circ}\text{C}$		12	13.8	mΩ	
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 32 \mu A, T_J = 25^{\circ}C$	2.4		3.6	V	
Gate Threshold Voltage Temperature Coefficient	ΔV <sub>GS(TH)</sub> / ΔΤ <sub>J</sub>	$V_{GS} = V_{DS}$ , $I_D = 32 \mu A$		-7.5		mV/°C	
Forward Transconductance	9FS	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 6 A		20		S	
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>			565		pF	
Output Capacitance	C <sub>OSS</sub>	V 0VV 40V7 4MI		165		1	
Reverse Transfer Capacitance	C <sub>RSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V}, f = 1 \text{ MHz}$		2.5			
Output Charge	Q <sub>OSS</sub>	-		12		nC	
Total Gate Charge	Q <sub>G(TOT)</sub>			7.9			
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 40 V; I <sub>D</sub> = 6 A		1.7			
Gate-to-Source Charge	Q <sub>GS</sub>			2.6			
Gate-to-Drain Charge	Q <sub>GD</sub>			1.2			
Gate Plateau Voltage	V <sub>GP</sub>			4.7		V	
Gate Resistance	R <sub>G</sub>	f = 1 MHz		1.5		Ω	
SWITCHING CHARACTERISTICS							
Turn-On Delay Time	t <sub>d(ON)</sub>			11		ns	
Rise Time	t <sub>r</sub>	Resistive Load,		3.6		1	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS} = 0/10 \text{ V}, V_{DD} = 64 \text{ V},$ $I_D = 6 \text{ A}, R_G = 2.5 \Omega$		16			
Fall Time	t <sub>f</sub>			3.3			
SOURCE-TO-DRAIN DIODE CHARACTE	RISTICS			•	•		
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V}, I_S = 6 \text{ A}, T_J = 25^{\circ}\text{C}$		0.81	1.2	V	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 6 A, T <sub>J</sub> = 125°C		0.65		1	
Reverse Recovery Time	t <sub>RR</sub>			17		ns	
Charge Time	ta	V <sub>GS</sub> = 0 V, dl/dt = 1000 A/μs,		8		1	
Discharge Time	t <sub>b</sub>	$I_S = 6 \text{ A}, V_{DD} = 64 \text{ V}, T_J = 25^{\circ}\text{C}$		9		1	
Reverse Recovery Charge	Q <sub>RR</sub>			70		nC	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Normalized ON Resistance vs. Junction Temperature





Figure 6. Drain Leakage Current vs. Drain Voltage


#### **TYPICAL CHARACTERISTICS**



10 I<sub>D</sub>=6A Gate to Source Voltage (V) 8 6 4 V<sub>GS</sub>, ( 2 V<sub>DD</sub>=16V V<sub>DD</sub>=48V  $V_{DD} = 40V$ 0 0 2 5 6 8 Q<sub>G</sub>, Gate Charge (nC)

Figure 7. Capacitance Characteristics

Figure 8. Gate Charge Characteristics







Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Characteristics







Figure 11. Safe Operating Area (SOA)

Figure 12. Avalanche Current vs. Pulse Time (UIS)

#### **TYPICAL CHARACTERISTICS**






Figure 13. Gate Threshold Voltage vs. Junction Temperature

Figure 14. Maximum Current vs. Case Temperature




Figure 15. Transient Thermal Response

#### **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFWS014N08XT1G	014N8W	DFNW5 (Pb-Free)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### **REVISION HISTORY**

Revision	Description of Changes	Date
0	Complete redo from all new provided FIT source files	6/13/2025

#### PACKAGE DIMENSIONS


# DFNW5 5x6 (FULL-CUT SO8FL WF)

CASE 507BA **ISSUE A** 






- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
  CONTROLLING DIMENSION: MILLIMETERS
  DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS.
  THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN
  FEATURES TO AID IN FILLET FORMATION ON THE LEADS
  DURING MULINITING. DURING MOUNTING.



MILLIMETERS			
MIN.	N□M.	MAX.	
0.90	1.00	1.10	
0.00		0.05	
0.33	0.41	0.51	
0.23	0.28	0.33	
5.00	5.15	5.30	
4.70	4.90	5.10	
3.80	4.00	4.20	
6.00	6.15	6.30	
5.70	5.90	6.10	
3.45	3.65	3.85	
1.27 BSC			
0.51	0.575	0.71	
1.20	1.35	1.50	
0.51	0.575	0.71	
0.150 REF			
3.00	3.40	3.80	
0*		12*	
	MIN. 0.90 0.00 0.33 0.23 5.00 4.70 3.80 6.00 5.70 3.45 0.51 1.20 0.51	MIN. N□M. 0.90 1.00 0.00 0.33 0.41 0.23 0.28 5.00 5.15 4.70 4.90 3.80 4.00 6.00 6.15 5.70 5.90 3.45 3.65 1.27 BSC 0.51 0.575 1.20 1.35 0.51 0.575 0.150 RE 3.00 3.40	




e e/2


BOTTOM VIEW

-DETAIL B

8X b-⊕ 0.10 C A B 0.05 C

PIN 5 (EXPOSED PAD)





# RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales