

# 4-Bit Configurable Dual-Supply Transceiver with 3-State Outputs

**Product Preview** 

# T30LMXT3V4T245, T30LMXT3V4T774

The T30LMXT3V4T245 and T30LMXT3V4T774 are 4-bit configurable dual-supply translating bidirectional transceivers with 3-state outputs. The A- and B-ports are designed to track two different power supply rails,  $V_{\rm CCA}$  and  $V_{\rm CCB}$  respectively. Both supply rails are configurable from 0.9 V to 3.6 V allowing universal bidirectional voltage translation between the A- and B-ports.

The T30LMXT3V4T245 transceiver consists of two groups of 2-bit transceivers, each of which may be independently controlled by its own direction (1DIR, 2DIR) and output enable pins ( $\overline{10E}$ ,  $\overline{20E}$ ). The Direction inputs, 1DIR and 2DIR, determine the direction of data flow for each group. When nDIR is High, data flows from nA to nB. When nDIR is Low, data flows from nB to nA. The Output Enable inputs,  $\overline{10E}$  and  $\overline{20E}$ , when High, disables both A- and B-ports of group 1 and 2 respectively, by putting them in 3-state. The 1DIR, 2DIR,  $\overline{10E}$  and  $\overline{20E}$  signals are designed to track  $V_{CCA}$ .

The T30LMXT3V4T774 is a 4-bit transceiver, each bit of which has its own independent direction (DIR1, DIR2, DIR3, DIR4) pin. All 4-bits are controlled by a single output enable ( $\overline{OE}$ ) pin. The Direction inputs, DIR1, DIR2, DIR3 and DIR4, determine the direction of data flow for each bit. When DIRn is High, data flows from An to Bn. When DIRn is Low, data flows from Bn to An. The Output Enable input,  $\overline{OE}$ , when High, disables all A- and B-ports by putting them in 3-state. The DIR1, DIR2, DIR3, DIR4 and  $\overline{OE}$  signals are designed to track  $V_{CCA}$ .

#### **Features**

- Wide V<sub>CCA</sub> and V<sub>CCB</sub> Operating Range: 0.9 V to 3.6 V
- Balanced Output Drive: ±24 mA @ 3.0 V
- High-Speed w/ Balanced Propagation Delay:
   2.3 ns max at 3.0 to 3.6 V
- Input Pins OVT to 3.6 V
- Non-preferential V<sub>CC</sub> Sequencing
- Outputs at 3-State until Active V<sub>CC</sub> is reached
- Partial Power-Off Protection
- Outputs Switch to 3-State with either V<sub>CC</sub> at GND
- Typical Max Data Rates

400 Mbps ( $\geq 1.8 \text{ V to } 3.3 \text{ V Translation}$ )

200 Mbps (≥ 1.1 V to [1.8 V, 2.5 V, 3.3 V] Translation)

150 Mbps ( $\geq 1.1 \text{ V to } 1.5 \text{ V Translation}$ )

100 Mbps ( $\geq 1.1 \text{ V to } 1.2 \text{ V Translation}$ )

# · idicisis

SOIC-16 D SUFFIX CASE 751B

## MARKING DIAGRAMS





TSSOP-16 DT SUFFIX CASE 948F






QFN16 MN SUFFIX CASE 485AW





UQFN16 MU SUFFIX CASE 523BF



XXXX = Specific Device Code A = Assembly Location

M = Date Code/Assembly Location

L, WL = Wafer Lot Y = Year W, WW = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

• Small Pb-Free Packaging:

TSSOP16 (5.0 mm x 6.4 mm) SOIC16 (6.0 mm x 9.9 mm) UQFN16 (1.8 mm x 2.6 mm) QFN16 (2.5 mm x 3.5 mm)

#### **Typical Applications**

- Mobile Phones, PDAs, Other Portable Devices
- Automotive

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 10 of this data sheet.

This document contains information on a product under development. **onsemi** reserves the right to change or discontinue this product without notice.




Figure 1. Logic Diagrams (T30LMXT3V4T245)




Figure 2. Pin Assignments (T30LMXT3V4T245, Top View)

#### **PIN NAMES**

Pins	Description
V <sub>CCA</sub>	A-Port DC Power Supply
V <sub>CCB</sub>	B-Port DC Power Supply
GND	Ground
10E, 20E	Output Enable
1DIR, 2DIR	Direction Selects
1A1, 1A2, 2A1, 2A2	A-Port I/O
1B1, 1B2, 2B1, 2B2	B-Port I/O

#### **FUNCTION TABLE**

nOE	nDIR	Operating Mode
L	L	nB to nA
L	Н	nA to nB
Н	X	n Ports at Hi-Z




Figure 3. Logic Diagrams (T30LMXT3V4T774, 1-bit Shown)




Figure 4. Pin Assignments (T30LMXT3V4T774, Top View)

#### **PIN NAMES**

Pins	Description
V <sub>CCA</sub>	A-Port DC Power Supply
V <sub>CCB</sub>	B-Port DC Power Supply
GND	Ground
ŌĒ	Output Enable
DIR1, DIR2, DIR3, DIR4	Direction Selects
A1, A2, A3, A4	A-Port I/O
B1, B2, B3, B4	B-Port I/O

#### **FUNCTION TABLE**

ŌĒ	DIRn Operating Mode					
L	L	Bn to An				
L	Н	An to Bn				
Н	Х	All Ports at Hi-Z				

#### **Application Recommendations**

During power-up and power-down, it is recommended that the  $\overline{OE}$  pins be connected to  $V_{CC}$  through pull-up resistors to ensure high impedance at the I/O ports. During normal operation, it is also recommended that the ports be disabled before changing the DIR state. Then, the ports may be enabled again. These should prevent contention and data errors.

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	DC Supply Voltage	-0.5 to +4.3		V
VI	Input Voltage OE, DIR	-0.5 to +4.3		V
	A	-0.5 to +4.3		
	В	-0.5 to +4.3		
Vo	Output Voltage (Power Down Mode) A, B	-0.5 to +4.3	V <sub>CCA</sub> = V <sub>CCB</sub> = 0	V
	(3-State Mode) A, B	-0.5 to +4.3		
	(Active Mode) A	-0.5 to V <sub>CCA</sub> +0.5		
	(Active Mode) B	-0.5 to V <sub>CCB</sub> +0.5		
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C
$\theta_{\sf JA}$	Thermal Resistance (Note 1)  SOIC-16 TSSOP-16 QFN16 UQFN16		126 159 118 TBD	°C/W
$P_{D}$	Power Dissipation in Still Air SOIC-16 TSSOP-16 QFN16 UQFN16		995 787 1062 TBD	mW
MSL	Moisture Sensitivity Level		Level 1	-
F <sub>R</sub>	Flammability Rating Oxygen Index: 28 to 34		UL 94 V-0 @ 0.125 in	-
V <sub>ESD</sub>	ESD Withstand Voltage (Note 2)  Human Body Model Charged Device Model		2 1	kV
I <sub>LATCHUP</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 25°C (Note 3)		±100	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Measured with minimum pad spacing on an FR4 board, using 76 mm-by-114 mm, 2-ounce copper trace no air flow per JESD51-7.

2. HBM tested to ANSI/ESDA/JEDEC JS-001-2017. CDM tested to EIA/JESD22-C101-A. JEDEC recommends that ESD qualification to

EIA/JESD22-A115-A (Machine Model) be discontinued per JEDEC/JEP172A.

3. Tested to EIA/JESD78 Class II.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CCA</sub> , V <sub>CCB</sub>	Positive DC Supply Voltage		0.9	3.6	V
VI	Input Voltage		GND	3.6	V
Vo	Output Voltage (Power Do	wn) A, B	GND	3.6	V
	(3-State Mo	de) A, B	GND	3.6	
	(Active	Mode) A	GND	V <sub>CCA</sub>	
	(Active	Mode) B	GND	V <sub>CCB</sub>	
T <sub>A</sub>	Operating Temperature Range		-40	+125	°C
Δt / ΔV	Input Transition Rise or Fall Rate		0	5	nS/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS - INPUT VOLTAGES

		Test				T <sub>A</sub> =	-40°C to +8	35°C	T <sub>A</sub> = -4 +12		
Symbol	Parameter	Condi- tions	Port	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Typ (Note 4)	Max	Min	Max	Unit
V <sub>IH</sub>	Input		ŌĒ,	2.7 – 3.6	0.9 – 3.6	2.0	-	-	2.0	-	V
	HIGH Volt- age		DIR, A	2.3 – 2.7		1.6	-	-	1.6	-	
				0.9 – 1.95		0.65 V <sub>CCA</sub>	-	-	0.65 V <sub>CCA</sub>	-	
			В	0.9 - 3.6	2.7 – 3.6	2.0	-	-	2.0	-	
					2.3 – 2.7	1.6	-	-	1.6	-	
					0.9 – 1.95	0.65 V <sub>CCB</sub>	-	-	0.65 V <sub>CCB</sub>	-	
V <sub>IL</sub>	Input LOW		ŌĒ,	2.7 – 3.6	0.9 - 3.6	-	-	0.8	-	0.8	V
	Voltage		DIR, A	2.3 – 2.7		=	-	0.7	-	0.7	
				0.9 – 1.95		-	-	0.35 V <sub>CCA</sub>	-	0.35 V <sub>CCA</sub>	
			В	0.9 – 3.6	2.7 – 3.6	=	-	0.8	-	0.8	
					2.3 – 2.7	-	-	0.7	-	0.7	
					0.9 – 1.95	-	-	0.35 V <sub>CCB</sub>	ı	0.35 V <sub>CCB</sub>	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. All typical values are at T<sub>A</sub> = 25°C.

#### DC ELECTRICAL CHARACTERISTICS - OUTPUT VOLTAGES

					T <sub>A</sub> = -	-40°C to +85	5°C	T <sub>A</sub> = -40 +125	°C to °C	
Symbol	Parameter	Test Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Typ (Note 4)	Max	Min	Max	Unit
V <sub>OH</sub>	Output	$V_I = V_{IH}$ or $V_{IL}$ :		•	•	•	•	•	•	V
	HIGH Volt- age	I <sub>OH</sub> = -100 μA A	0.9 – 3.6	0.9 – 3.6	V <sub>CCA</sub> - 0.1	-	_	V <sub>CCA</sub> - 0.1	_	
		В	0.9 – 3.6	0.9 – 3.6	V <sub>CCB</sub> - 0.1	-	-	V <sub>CCB</sub> – 0.1	-	
		I <sub>OH</sub> = −0.5 mA	0.9	0.9	0.7	-	-	0.7	-	
		I <sub>OH</sub> = −3 mA	1.1	1.1	0.85	-	-	0.85	-	
		I <sub>OH</sub> = −6 mA	1.4	1.4	1.05	-	-	1.05	-	
		I <sub>OH</sub> = -8 mA	1.65	1.65	1.2	-	_	1.2	-	
		I <sub>OH</sub> = -12 mA	2.3	2.3	1.8	_	_	1.8	-	
			2.7	2.7	2.2	_	_	2.2	-	
		I <sub>OH</sub> = -18 mA	2.3	2.3	1.7	_	_	1.7	-	
			3.0	3.0	2.4	_	_	2.4	_	
		$I_{OH} = -24 \text{ mA}$	3.0	3.0	2.2	_	_	2.2	_	
V <sub>OL</sub>	Output LOW Volt-	$V_I = V_{IH}$ or $V_{IL}$ :								V
	age	I <sub>OL</sub> = 100 μA	0.9 – 3.6	0.9 – 3.6	_	_	0.1	_	0.1	
		I <sub>OL</sub> = 0.5 mA	0.9	0.9	-	-	0.2	-	0.2	
		I <sub>OL</sub> = 3 mA	1.1	1.1	-	-	0.25	-	0.25	
		I <sub>OL</sub> = 6 mA	1.4	1.4	-	-	0.35	-	0.35	
		I <sub>OL</sub> = 8 mA	1.65	1.65	-	-	0.3	-	0.3	
		I <sub>OL</sub> = 12 mA	2.3	2.3	-	_	0.4	_	0.4	
			2.7	2.7	-	_	0.4	_	0.4	
		I <sub>OL</sub> = 18 mA	2.3	2.3	-	_	0.4	_	0.4	
			3.0	3.0	-	_	0.4	_	0.4	
		I <sub>OL</sub> = 24 mA	3.0	3.0	-	-	0.55	-	0.55	

#### DC ELECTRICAL CHARACTERISTICS - LEAKAGE AND SUPPLY CURRENTS

			V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = -4 +12		
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Max	Min	Max	Unit
I <sub>I</sub>	Input Leakage Current	V <sub>I</sub> = 3.6 V or GND	0.9 – 3.6	0.9 – 3.6	-	±0.1	-	±1.0	μΑ
I <sub>OZ</sub>	3-State Output Leakage	$\overline{OE} = V_{IH};$ $V_I = 3.6 \text{ V or GND,}$ $V_O = \text{GND to } 3.6 \text{ V}$	3.6	3.6	-	±0.1	-	±1.0	μΑ
l <sub>OFF</sub>	Power-Off Leakage Current	$V_{I}$ or $V_{O} = 0$ to 3.6 V A	0	0.9 – 3.6	_	±0.1	-	±1.0	μА
		В	0.9 – 3.6	0	-	±0.1	-	±1.0	

#### DC ELECTRICAL CHARACTERISTICS - LEAKAGE AND SUPPLY CURRENTS

			V <sub>CCA</sub>	V <sub>CCB</sub>	T <sub>A</sub> = -40°C to +85°C		T <sub>A</sub> = -40°C to +125°C		
Symbol	Parameter	Test Conditions	(V)	(V)	Min	Max	Min	Max	Unit
I <sub>CCA</sub>	Quiescent Supply Cur- rent	$V_I = V_{CCA}$ or GND; $I_O = 0$	0.9 – 3.6	0.9 – 3.6	-	0.5	-	1.0	μΑ
			0	0.9 – 3.6	-	-0.1	-	-1	
			0.9 – 3.6	0	-	0.1	-	1.0	
I <sub>CCB</sub>	Quiescent Supply Cur- rent	$V_I = V_{CCB}$ or GND; $I_O = 0$	0.9 – 3.6	0.9 – 3.6	-	0.5	-	1.0	μА
			0	0.9 – 3.6	-	0.1	-	1.0	
			0.9 – 3.6	0	_	-0.1	-	-1.0	

NOTE: Connect ground before applying supply voltage V<sub>CCA</sub> or V<sub>CCB</sub>. This device is designed with the feature that the power-up sequence of V<sub>CCA</sub> and V<sub>CCB</sub> will not damage the IC.

#### AC ELECTRICAL CHARACTERISTICS (Note 5)

				T <sub>A</sub> = -	40°C to	+85°C			T <sub>A</sub> = -4	10°C to -	⊦125°C		
				'	V <sub>CCB</sub> (V)	)			,	V <sub>CCB</sub> (V)	)		
			3.3	2.5	1.8	1.5	1.2	3.3	2.5	1.8	1.5	1.2	
Symbol	Parameter	V <sub>CCA</sub> (V)	Max	Max	Max	Max	Max	Max	Max	Max	Max	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation	3.3	2.3	2.8	3.5	4.2	8.0	2.6	3.3	3.9	4.7	8.3	ns
	Delay, A to B	2.5	2.7	3.1	3.8	4.4	8.2	2.9	3.5	4.2	4.9	8.5	
		1.8	3.2	3.6	4.0	4.6	8.4	3.5	3.9	4.5	5.0	8.7	
		1.5	3.9	4.0	4.4	5.1	8.7	4.1	4.3	4.8	5.5	9.0	
		1.2	4.9	5.0	5.2	6.1	9.0	5.3	5.4	5.9	6.9	9.3	
	Propagation	3.3	2.3	2.7	3.2	3.9	4.9	2.6	2.9	3.5	4.1	5.3	
	Delay, B to A	2.5	2.8	3.1	3.6	4.0	5.0	3.3	3.5	3.9	4.3	5.4	
		1.8	3.5	3.8	4.0	4.4	5.2	3.9	4.2	4.5	4.8	5.9	
		1.5	4.2	4.4	4.6	5.1	6.1	4.7	4.9	5.0	5.5	6.9	
		1.2	8.0	8.2	8.4	8.7	9.0	8.3	8.5	8.7	9.0	9.3	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable,	3.3	2.8	3.2	3.5	4.0	5.4	3.1	3.4	3.7	4.2	5.7	ns
	OE to A	2.5	4.2	4.4	4.6	4.8	5.7	4.7	4.9	5.1	5.3	6.0	
		1.8	6.7	6.7	6.7	6.7	6.7	7.5	7.5	7.5	7.5	7.5	
		1.5	9.1	9.1	9.1	9.1	9.1	10	10	10	10	10	
		1.2	12.8	12.8	12.8	12.8	12.8	13.3	13.3	13.3	13.3	13.3	
	Output Enable,	3.3	3.5	4.2	5.8	8.0	11.3	4.2	4.9	6.7	8.4	11.9	
	OE to B	2.5	4	4.8	6.3	8.3	11.3	4.4	5.3	7.0	8.7	11.9	.9
		1.8	4.6	5.3	7.0	8.6	11.3	5.1	5.9	7.5	9.0	11.9	
		1.5	5.6	5.8	7.5	8.9	11.3	6.2	6.4	8.0	9.3	11.9	
		1.2	8.7	8.8	9.1	9.8	12.3	8.9	9.0	9.3	10.0	12.5	

#### AC ELECTRICAL CHARACTERISTICS (Note 5)


Symbol	Parameter	V <sub>CCA</sub> (V)	Max	Max	Max	Max	Max	Max	Max	Max	Max	Max	Unit
$t_{PHZ},t_{PLZ}$	Output Disable	3.3	5.6	5.6	5.6	5.6	5.6	6.1	6.1	6.1	6.1	6.1	ns
	OE to A	2.5	6.2	6.2	6.2	6.2	6.2	6.7	6.7	6.7	6.7	6.7	
		1.8	6.9	6.9	6.9	6.9	6.9	7.4	7.4	7.4	7.4	7.4	
		1.5	7.6	7.6	7.6	7.6	7.6	8.2	8.2	8.2	8.2	8.2	
		1.2	9.5	9.5	9.5	9.5	9.5	10.5	10.5	10.5	10.5	10.5	
	Output Disable,	3.3	5.6	5.6	5.6	5.6	5.6	6.1	6.1	6.1	6.1	6.1	
	OE to B	2.5	6.2	6.2	6.2	6.2	6.2	6.7	6.7	6.7	6.7	6.7	
		1.8	6.9	6.9	6.9	6.9	6.9	7.4	7.4	7.4	7.4	7.4	
		1.5	7.6	7.6	7.6	7.6	7.6	8.2	8.2	8.2	8.2	8.2	
		1.2	9.5	9.5	9.5	9.5	9.5	10.5	10.5	10.5	10.5	10.5	

<sup>5.</sup> Propagation delays defined per Figure 5.

#### **CAPACITANCE**

Symbol	Parameter	Test Conditions	Typ (Note 4)	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA/B}$	2.5	pF
C <sub>I/O</sub>	I/O Pin Input Capacitance	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V, V <sub>I</sub> = 0 V or V <sub>CCA/B</sub>	5.0	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CCA} = V_{CCB} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CCA/B}, f = 10 \text{ MHz}$		pF
(Note 6)	A Port	A to B with output enabled or disabled	0.4	
		B to A with output disabled	0.7	
		B to A with output enabled	12	
	B Port	B to A with output enabled or disabled	0.4	
		A to B with output disabled	0.7	
ı		A to B with output enabled	12	1

<sup>6.</sup>  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC(operating)} \cong C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $I_{CC} = I_{CCA} + I_{CCB}$  and  $N_{SW} = total$  number of outputs switching.



 $C_L$  Includes load and jig capacitance

Figure 5. AC Test Circuit

Test	Switch Position	C <sub>L</sub>	$R_L$
t <sub>PLH</sub> , t <sub>PHL</sub>	OPEN	15 pF	2 kΩ
t <sub>PLZ</sub> , t <sub>PZL</sub>	2 x V <sub>CC</sub>		
t <sub>PHZ</sub> , t <sub>PZH</sub>	GND		

 $\ensuremath{C_L}$  includes load and jig capacitance

Pulse generator  $Z_0 = 50 \Omega$ 

Input f = 1.0 MHz;  $t_W = 500 \text{ ns}$ 




Figure 6. AC Waveforms

	V <sub>CC</sub>				
Symbol	3.0 V – 3.6 V	2.3 V – 2.7 V	1.65 V – 1.95 V	1.4 V – 1.6 V	1.1 V – 1.3 V
V <sub>mi</sub>	V <sub>CCI</sub> /2				
V <sub>mo</sub>	V <sub>CCO</sub> /2				
V <sub>Y</sub>	0.3 V	0.15 V	0.15 V	0.1 V	0.1 V

<sup>7.</sup>  $V_{CCI}$  is the  $V_{CC}$  associated with the input port. 8.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.


#### **ORDERING INFORMATION**

Order Number	Marking	Package	Pin 1 Quadrant	Shipping <sup>†</sup>
T30LMXT3V4T245DR2G	TBD	SOIC-16	TBD	2500 / Tape & Reel
T30LAXT3V4T245DR2G*	TBD	SOIC-16	TBD	2500 / Tape & Reel
T30LMXT3V4T245DTR2G	TBD	TSSOP-16	TBD	2500 / Tape & Reel
T30LAXT3V4T245DTR2G"	TBD	TSSOP-16	TBD	2500 / Tape & Reel
T30LMXT3V4T245MN1TWG	TBD	QFN16	TBD	3000 / Tape & Reel
T30LAXT3V4T245MN1TWG*	TBD	QFN16	TBD	3000 / Tape & Reel
T30LMXT3V4T245MU2TAG	TBD	UQFN16	TBD	3000 / Tape & Reel
T30LAXT3V4T245MU2TAG*	TBD	UQFN16	TBD	3000 / Tape & Reel
T30LMXT3V4T774MN1TWG	TBD	QFN16	TBD	3000 / Tape & Reel
T30LAXT3V4T774MN1TWG*	TBD	QFN16	TBD	3000 / Tape & Reel
T30LMXT3V4T774MU2TAG	TBD	UQFN16	TBD	3000 / Tape & Reel
T30LAXT3V4T774MU2TAG*	TBD	UQFN16	TBD	3000 / Tape & Reel

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

For Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

#### Pin 1 Orientation in Tape and Reel





#### PACKAGE DIMENSIONS


#### SOIC-16 9.90x3.90x1.37 1.27P CASE 751B **ISSUE M**

#### NOTES:


- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
  DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







MILLIMETERS					
DIM	MIN NOM		MAX		
А	1.35	1.55	1.75		
A1	0.10	0.18	0.25		
A2	1.25	1.37	1.50		
b	0.35	0.42	0.49		
С	0.19	0.22	0.25		
D	9.90 BSC				
Е	6.00 BSC				
E1	3.90 BSC				
е	1.27 BSC				
h	0.25		0.50		
L	0.40	0.83	1.25		
L1	1.05 REF				
Θ	0 2.				
TOLERANCE OF FORM AND POSITION					
aaa	aaa		0.10		
bbb	0.20				
ссс	0.10				
ddd	0.25				
eee 0.10			·		




#### RECOMMENDED MOUNTING FOOTPRINT

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE onsemi SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D

#### **PACKAGE DIMENSIONS**

#### TSSOP-16 WB


CASE 948F **ISSUE B** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: MILLIMETER.
  - 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  - LOWERS OF SIDE.
     A. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
     INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
     DIMENSION K DOES NOT INCLUDE DAMBAR
  - 9. DIMENSION ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
  - 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
  - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252	52 BSC	
М	0 °	8°	0°	8 °	

#### **RECOMMENDED SOLDERING FOOTPRINT\***



For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### **PACKAGE DIMENSIONS**



**BOTTOM VIEW** 

soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **PACKAGE DIMENSIONS**



RECOMMENDED MOUNTING FOOTPRINT\*

\*FOR ADDITIONAL INFORMATION ON OUR Pb-FREE
STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD
THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES
REFERENCE MANUAL, SOLDERRM/D.

onsemi. Onsemi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales