# Onsemi



#### Description


This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-3 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.


#### Features

- Typical On-resistance R<sub>DS(on),typ</sub> of 27 mΩ
- Maximum Operating Temperature of 175°C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- High Pulse Current Capability
- ESD Protected, HBM Class 2
- Very Low Switching Losses (Required RC-snubber Loss Negligible under Typical Operating Conditions)
- This Device is Halogen Free and RoHS Compliant with Exemption 7a, Pb-Free 2LI (on second level interconnection)


#### **Typical Applications**

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating






#### MARKING DIAGRAM





А

YΥ



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet.

#### MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V <sub>DS</sub>		650	V
Gate-source Voltage	V <sub>GS</sub>	DC	–25 to +25	V
Continuous Drain Current (Note 1)	I <sub>D</sub>	T <sub>C</sub> = 25 °C	65	А
		T <sub>C</sub> = 100 °C	47	
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	T <sub>C</sub> = 25 °C	230	А
Single Pulsed Avalanche Energy (Note 3)	E <sub>AS</sub>	L = 15 mH, I <sub>AS</sub> = 4 A	120	mJ
Power Dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25 °C	242	W
Maximum Junction Temperature	T <sub>J,max</sub>		175	°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>		–55 to 175	°C
Reflow Soldering Temperature	T <sub>solder</sub>	Reflow MSL 1	245	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
1. Limited by T<sub>J,max</sub>
2. Pulse width t<sub>p</sub> limited by T<sub>J,max</sub>
3. Starting T<sub>J</sub> = 25 °C

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	0.48	0.62	°C/W

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditi	ons	Min	Тур	Max	Unit	
TYPICAL PERFORMANCE – STATIC								
Drain-source Breakdown Voltage	BV <sub>DS</sub>	$V_{GS}$ = 0 V, $I_D$ = 1 mA		650	-	-	V	
Total Drain Leakage Current	I <sub>DSS</sub>	$V_{DS}$ = 650 V, $V_{GS}$ = 0 V, $T_{J}$ = 25 $^{\circ}C$		-	6	150	μΑ	
		$V_{DS} = 650 \text{ V}, V_{GS} = 0$	V, T <sub>J</sub> = 175°C	-	30	-		
Total Gate Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = -20$	V / +20 V	-	6	±20	μΑ	
Drain-source On-resistance	R <sub>DS(on)</sub>	$V_{GS}$ = 12 V, $I_D$ = 40 A $T_J$ = 25 °C		-	27	35	mΩ	
			T <sub>J</sub> = 125 °C	-	35	-		
			T <sub>J</sub> = 175 °C	-	43	-		
Gate Threshold Voltage	V <sub>G(th)</sub>	$V_{DS} = 5 V, I_{D} = 10 mA$		4	5	6	V	
Gate Resistance	R <sub>G</sub>	f = 1 MHz, open drain		-	4.5	-	Ω	

#### **TYPICAL PERFORMANCE - REVERSE DIODE**


Diode Continuous Forward Current (Note 1)	I <sub>S</sub>	$T_{C} = 25 \ ^{\circ}C$	-	-	65	А
Diode Pulse Current (Note 2)	I <sub>S,pulse</sub>	T <sub>C</sub> = 25 °C	-	-	230	А
Forward Voltage	V <sub>FSD</sub>	$V_{GS}$ = 0 V, $I_S$ = 20 A, $T_J$ = 25 $^\circ C$	-	1.3	1.4	V
		$V_{GS}$ = 0 V, $I_S$ = 20 A, $T_J$ = 175 $^\circ C$	_	1.35	-	
Reverse Recovery Charge	Q <sub>rr</sub>	V <sub>R</sub> = 400 V, I <sub>S</sub> = 40 A, V <sub>GS</sub> = -5 V, R <sub>G EXT</sub> = 22 Ω, di/dt = 1500 A/μs,	-	211	-	nC
Reverse Recovery Time	t <sub>rr</sub>	$T_{J} = 25 \text{ °C}$	-	34	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	$V_R$ = 400 V, I <sub>S</sub> = 40 A, V <sub>GS</sub> = -5 V, R <sub>G EXT</sub> = 22 Ω, di/dt = 1500 A/μs,	_	188	_	nC
Reverse Recovery Time	t <sub>rr</sub>	$T_{J} = 150 \text{ °C}$	-	32	-	ns


### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 $^{\circ}$ C unless otherwise specified) (continued)


Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC		•				
Input Capacitance	C <sub>iss</sub>	$V_{DS} = 100 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$	-	1500	-	pF
Output Capacitance	C <sub>oss</sub>	f = 100 kHz	-	293	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		_	2	_	
Effective Output Capacitance, Energy Related	C <sub>oss(er)</sub>	$V_{DS}$ = 0 V to 400 V, $V_{GS}$ = 0 V	-	215	-	pF
Effective Output Capacitance, Time Related	C <sub>oss(tr)</sub>		-	480	-	
C <sub>OSS</sub> Stored Energy	E <sub>oss</sub>	$V_{DS} = 400 \text{ V}, V_{GS} = 0 \text{ V}$	-	17.5	_	μJ
Total Gate Charge	Q <sub>G</sub>	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	51	-	nC
Gate-drain Charge	Q <sub>GD</sub>	$V_{GS} = -5 V$ to 15 V	-	11	_	
Gate-source Charge	Q <sub>GS</sub>		-	19	-	
Turn-on Delay Time	t <sub>d(on)</sub>	$\label{eq:VDS} \begin{array}{l} V_{DS} = 400 \ \text{V}, \ \text{I}_{D} = 40 \ \text{A}, \\ \text{Gate Driver} = -5 \ \text{V} \ \text{to} + 15 \ \text{V}, \\ \text{Turn-on } R_{G,EXT} = 1.8 \ \Omega, \\ \text{Turn-off } R_{G,EXT} = 22 \ \Omega, \\ \text{Inductive Load, FWD: same device} \\ \text{with } V_{GS} = -5 \ \text{V} \ \text{and} \ R_{G} = 22 \ \Omega, \\ \text{RC snubber: } R_{S} = 5 \ \Omega \ \text{and} \\ C_{S} = 330 \ \text{pF}, \ \text{T}_{I} = 25 \ ^{\circ}\text{C} \end{array}$	-	34	-	ns
Rise Time	tr		_	16	-	-
Turn-off Delay Time	t <sub>d(off)</sub>		-	56	-	
Fall Time	t <sub>f</sub>		-	15	_	
Turn-on Energy including R <sub>S</sub> Energy (Note 4)	E <sub>ON</sub>		_	392	_	Lμ
Turn-off Energy including R <sub>S</sub> Energy (Note 4)	E <sub>OFF</sub>		-	113	-	
Total Switching Energy including $R_{S}$ Energy (Note 4)	E <sub>TOTAL</sub>		_	505	-	
Snubber R <sub>S</sub> Energy during Turn-on	E <sub>RS_ON</sub>		-	5.3	-	
Snubber R <sub>S</sub> Energy during Turn-off	E <sub>RS_OFF</sub>		-	7.9	-	
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DS} = 400 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	32	-	ns
Rise Time	t <sub>r</sub>	Gate Driver = $-5$ V to +15 V, Turn-on R <sub>G.EXT</sub> = 1.8 $\Omega$ ,	_	16	_	
Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G,EXT} = 22 \Omega$ , Inductive Load, FWD: same device with $V_{GS} = -5 V$ and $R_G = 22 \Omega$ , RC snubber: $R_S = 5 \Omega$ and $C_S = 330 \text{ pF}$ , $T_J = 150 \text{ °C}$	-	57	_	
Fall Time	t <sub>f</sub>		-	16	-	
Turn-on Energy including R <sub>S</sub> Energy (Note 4)	E <sub>ON</sub>		_	370	_	μJ
Turn-off Energy including R <sub>S</sub> Energy (Note 4)	E <sub>OFF</sub>		-	118	-	
Total Switching Energy including $R_S$ Energy (Note 4)	E <sub>TOTAL</sub>		-	488	-	
Snubber R <sub>S</sub> Energy during Turn-on	E <sub>RS_ON</sub>	1	-	4.6	-	
Snubber R <sub>S</sub> Energy during Turn-off	E <sub>RS_OFF</sub>	1	-	8.2	-	


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.4. The switching performance are evaluated with a RC snubber circuit as shown in Figure 29.

#### **TYPICAL PERFORMANCE DIAGRAMS**












Figure 3. Typical Output Characteristics at T\_J = 175 °C,  $t_p < 250 \ \mu s$ 




Figure 5. Typical Drain-Source On-Resistances at  $V_{GS}$  = 12 V








Figure 4. Normalized On-Resistance vs. Temperature at  $V_{GS}$  = 12 V and  $I_D$  = 40 A












Figure 9. 3<sup>rd</sup> Quadrant Characteristics at  $T_J$  = –55  $^\circ\text{C}$ 






Figure 11. 3<sup>rd</sup> Quadrant Characteristics at  $T_J$  = 175 °C








Figure 10.  $3^{rd}$  Quadrant Characteristics at T<sub>J</sub> = 25 °C








Figure 12. Typical Stored Energy in  $C_{OSS}$  at  $V_{GS}$  = 0 V




















Figure 20. RC Snubber Energy Loss vs. Drain Current at the Test Conditions shown in Figure 19






Figure 22. RC Snubber Energy Loss as a Function of Total External Turn-on Gate Resistor  $R_{G\_EXT}$  at the Test Conditions shown in Figure 21










Figure 25. Clamped Inductive Switching Energy including RC Snubber Energy Loss as a Function of Junction Temperature at  $I_D = 40$  A








Figure 26. RC Snubber Energy Loss as a Function of Junction Temperature at the Test Conditions shown in Figure 25




Figure 28. RC Snubber Energy Loss as a Function of Snubber Capacitance at the Test Conditions shown in Figure 27




Figure 29. Clamped Inductive Load Switching Test Circuit. An RC Snubber ( $R_S = 5 \Omega$  and  $C_S = 330 \text{ pF}$ ) is required to Improve the Turn-off Waveforms.

### **APPLICATIONS INFORMATION**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is

working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see <u>www.onsemi.com</u>.


A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$ will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at <u>www.onsemi.com</u>.

#### **ORDERING INFORMATION**

Part Number	Marking	Package	Shipping <sup>†</sup>		
UF3C065030B3	UF3C065030B3	D <sup>2</sup> PAK-3 (TO-263, 3-LEAD)	800 units / Tape and Reel		

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>