

Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TO220-3, 650 V, 27 mohm

UF3C065030T3S

Description

onsemi's cascode products co-package its high-performance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical On-resistance $R_{DS(on),typ}$ of 27 m Ω
- Maximum Operating Temperature of 175 °C
- Excellent Reverse Recovery
- Low Gate Charge
- Low Intrinsic Capacitance
- ESD Protected, HBM Class 2
- Very Low Switching Losses (Required RC-snubber Loss Negligible under Typical Operating Conditions)
- This Device is Pb-Free, Halogen Free and is RoHS Compliant


Typical Applications

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating



TO220-3 10.16x15.37x4.19, 2.54P CASE 221AL


MARKING DIAGRAM



UF3C065030T3S = Specific Device Code A = Assembly Location

YY = Year WW = Work Week ZZZ = Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

1

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V _{DS}		650	V
Gate-source Voltage	V_{GS}	DC	-25 to +25	V
Continuous Drain Current (Note 1)	I _D	T _C = 25 °C	85	Α
		T _C = 100 °C	62	Α
Pulsed Drain Current (Note 2)	I _{DM}	T _C = 25 °C	230	Α
Single Pulsed Avalanche Energy (Note 3)	E _{AS}	L= 15 mH, I _{AS} = 4 A	120	mJ
Power Dissipation	P _{tot}	T _C = 25 °C	441	W
Maximum Junction Temperature	$T_{J,max}$		175	°C
Operating and Storage Temperature	T _J , T _{STG}		-55 to 175	°C
Max. Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	TL		250	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by $T_{J,max}$ 2. Pulse width t_p limited by $T_{J,max}$ 3. Starting $T_J = 25 \, ^{\circ}C$

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	0.26	0.34	°C/W

ELECTRICAL CHARACTERISTICS ($T_J = +25$ °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
TYPICAL PERFORMANCE - STATIC							
Drain-source Breakdown Voltage	BV _{DS}	V _{GS} = 0 V, I _D = 1 mA	650	_	-	V	
Total Drain Leakage Current	I _{DSS}	V_{DS} = 650 V, V_{GS} = 0 V, T_{J} = 25 °C	-	6	150	μΑ	
		V _{DS} = 650 V, V _{GS} = 0 V, T _J = 175 °C	-	30	-		
Total Gate Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = -20 \text{ V} / +20 \text{ V}$	-	6	±20	μΑ	
Drain-source On-resistance	R _{DS(on)}	V_{GS} = 12 V, I_D = 50 A, T_J = 25 °C	-	27	35	mΩ	
		V _{GS} = 12 V, I _D = 50 A, T _J = 125 °C	-	35	-		
		V _{GS} = 12 V, I _D = 50 A, T _J = 175 °C	-	43	-		
Gate Threshold Voltage	V _{G(th)}	V _{DS} = 5 V, I _D = 10 mA	4	5	6	V	
Gate Resistance	R_{G}	f = 1 MHz, open drain	_	4.5	_	Ω	
TYPICAL PERFORMANCE - REVERSE DIO	DE						
Diode Continuous Forward Current (Note 4)	IS	T _C = 25 °C	-	_	85	Α	
Diode Pulse Current (Note 5)	I _{S,pulse}	T _C = 25 °C	-	_	230	Α	
Forward Voltage	V_{FSD}	V_{GS} = 0 V, I_S = 20 A, T_J = 25 °C	-	1.3	1.4	V	
		V _{GS} = 0 V, I _S = 20 A, T _J = 175 °C	-	1.35	-		
Reverse Recovery Charge	Q _{rr}	$V_{DS} = 400 \text{ V}, I_S = 50 \text{ A}, V_{GS} = -5 \text{ V},$	-	218	-	nC	
Reverse Recovery Time	t _{rr}	R_{G_EXT} = 20 Ω ,di/dt = 1300 A/μs, T_{J} = 25 °C	-	38	_	ns	
Reverse Recovery Charge	Q _{rr}	Q_{rr} $V_{DS} = 400 \text{ V}, I_{S} = 50 \text{ A}, V_{GS} = -5 \text{ V},$		188	_	nC	
Reverse Recovery Time	t _{rr}	R_{G_EXT} = 20 Ω , di/dt = 1300 A/ μ s, T_{J} = 150 °C	_	35	-	ns	

ELECTRICAL CHARACTERISTICS ($T_J = +25$ $^{\circ}C$ unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
TYPICAL PERFORMANCE - DYNAMIC							
Input Capacitance	C _{iss}	V _{DS} = 100 V, V _{GS} = 0 V,	-	1500	-	pF	
Output Capacitance	C _{oss}	f = 100 kHz	-	293	-		
Reverse Transfer Capacitance	C _{rss}		-	2	-		
Effective Output Capacitance, Energy Related	C _{oss(er)}	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	215	-	pF	
Effective Output Capacitance, Time Related	C _{oss(tr)}	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	480	-	pF	
C _{OSS} Stored Energy	E _{oss}	V _{DS} = 400 V, V _{GS} = 0 V	-	17.5	-	μJ	
Total Gate Charge	Q_{G}	$V_{DS} = 400 \text{ V}, I_D = 50 \text{ A},$	-	51	-	nC	
Gate-drain Charge	Q_{GD}	$V_{GS} = -5 \text{ V to } 15 \text{ V}$	-	11	-		
Gate-source Charge	Q_{GS}		-	19	-		
Turn-on Delay Time	t _{d(on)}	$\begin{split} &V_{DS}=400 \text{ V}, \text{ I}_{D}=50 \text{ A}, \\ &\text{Gate Driver}=-5 \text{ V to } +15 \text{ V}, \\ &\text{Turn-on } R_{G,EXT}=1.8 \ \Omega, \\ &\text{Turn-off } R_{G,EXT}=22 \ \Omega \\ &\text{Inductive Load}, \\ &\text{FWD: same device with } V_{GS}=-5 \text{ V} \\ &\text{and } R_{G}=22 \ \Omega, \\ &\text{RC snubber: } R_{S}=5 \ \Omega \text{ and} \end{split}$	-	45	-	ns	
Rise Time	t _r		-	28	-		
Turn-off Delay Time	t _{d(off)}		-	59	-		
Fall Time	t _f		-	18	-		
Turn-on Energy Including R _S Energy (Note 6)	E _{ON}		-	752	-	μJ	
Turn-off Energy Including R _S Energy (Note 6)	E _{OFF}	C _S = 330 pF, T _J = 25 °C	_	178	-		
Total Switching Energy Including R _S Energy (Note 6)	E _{TOTAL}		_	930	-		
Snubber R _S Energy During Turn-on	E _{RS_ON}		-	4.4	-		
Snubber R _S Energy During Turn-off	E _{RS_OFF}		-	11.3	-		
Turn-on Delay Time	t _{d(on)}	V _{DS} = 400 V, I _D = 50 A,	-	43	-	ns	
Rise Time	t _r	Gate Driver = -5 V to $+15$ V, Turn-on R _{G,EXT} = 1.8 Ω ,	-	28	-		
Turn-off Delay Time	t _{d(off)}	Turn-off $R_{G,EXT} = 22 \Omega$ Inductive Load,	-	61	-		
Fall Time	t _f	FWD: same device with V_{GS} = -5 V and R_G = 22 Ω , RC snubber: R_S = 5 Ω and C_S = 330 pF, T_J = 150 °C	-	17	-		
Turn-on Energy Including R _S Energy (Note 6)	E _{ON}		-	704	-	μJ	
Turn-off Energy Including R _S Energy (Note 6)	E _{OFF}		-	195	-		
Total Switching Energy Including R _S Energy (Note 6)	E _{TOTAL}		_	899	-		
Snubber R _S Energy During Turn-on	E _{RS_ON}		-	4.2	-		
Snubber R _S Energy During Turn-off	E _{RS_OFF}]	1	11.3	-		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Limited by T_{J,max}

5. Pulse width t_p limited by T_{J,max}

6. The switching performance are evaluated with a RC snubber circuit as shown in Figure 29.

TYPICAL PERFORMANCE DIAGRAMS




Figure 1. Typical Output Characteristics at T $_J$ = -55 °C, $t_p <$ 250 μs




Figure 2. Typical Output Characteristics at T_J = 25 °C, $t_p < 250~\mu s \label{eq:tp}$




Figure 3. Typical Output Characteristics at T $_J$ = 175 °C, $$t_p < 250~\mu s$$




Figure 4. Normalized On-Resistance vs. Temperature at V_{GS} = 12 V and I_D = 50 A




Figure 5. Typical Drain-Source On-Resistances at V_{GS} = 12 V




Figure 6. Typical Transfer Characteristics at V_{DS} = 5 V




Figure 7. Threshold Voltage vs. Junction Temperature at V_{DS} = 5 V and I_{D} = 10 mA




Figure 8. Typical Gate Charge at V_{DS} = 400 V and I_{D} = 50 A




Figure 9. 3^{rd} Quadrant Characteristics at $T_J = -55$ °C




Figure 10. 3rd Quadrant Characteristics at T_J = 25 °C




Figure 11. 3rd Quadrant Characteristics at T_J = 175 °C




Figure 12. Typical Stored Energy in C_{OSS} at $V_{GS} = 0 \text{ V}$




Figure 13. Typical Capacitances at f = 100 kHz and V_{GS} = 0 V




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at T_C = 25 °C, D = 0, Parameter t_D




Figure 18. Reverse Recovery Charge Q_{rr} vs. Junction Temperature




Figure 19. Clamped Inductive Switching Energy vs. Drain Current at T_J = 25 °C, Turn-on R_{G_EXT} = 1.8 Ω and Turn-off R_{G_EXT} = 22 Ω




Figure 20. RC Snubber Energy Loss vs. Drain Current at the Test Conditions shown in Figure 19




Figure 21. Clamped Inductive Switching Turn-On Energy including RC Snubber Energy Loss as a Function of Total External Turn-on Gate Resistor R_{G EXT}




Figure 22. RC Snubber Energy Loss as a Function of Total External Turn-on Gate Resistor R_{G_EXT} at the Test Conditions shown in Figure 21




Figure 23. Clamped Inductive Switching Turn-Off Energy including RC Snubber Energy Loss as a Function of Total External Turn-off Gate Resistor $R_{G\ EXT}$




Figure 24. RC Snubber Energy Loss as a Function of Total External Turn-off Gate Resistor R_{G_EXT} at the Test Conditions shown in Figure 23




Figure 25. Clamped Inductive Switching Energy including RC Snubber Energy Loss as a Function of Junction Temperature at $I_D = 50~A$ and $V_{DS} = 400~V$




Figure 26. RC Snubber Energy Loss as a Function of Junction Temperature at the Test Conditions shown in Figure 25




Figure 27. Clamped Inductive Switching Energy including RC Snubber Energy Loss as a Function of Snubber Capacitance at $I_D = 50 \text{ A}$, $V_{DS} = 400 \text{ V}$ and $T_J = 25 ^{\circ}\text{C}$




Figure 28. RC Snubber Energy Loss as a Function of Snubber Capacitance at the Test Conditions shown in Figure 27




Figure 29. Clamped Inductive Load Switching Test Circuit. An RC Snubber (R_S = 5 Ω and C_S = 330 pF) is required to Improve the Turn-off Waveforms.

APPLICATIONS INFORMATION

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{TI}) leading to low conduction and switching losses.

The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.


ORDERING INFORMATION


Part Number	Marking	Package	Shipping
UF3C065030T3S	UF3C065030T3S	TO220-3 10.16x15.37x4.19, 2.54P (Pb-Free, Halogen Free)	1000 / Tube



DATE 22 APR 2025








NOTES:

- 1. Dimensioning and Tolerancing as per ASME Y14.5M 2018.
- 2. Controlling Dimension: Millimeters
- 3. Dimensions D and E does not include Mold Flash. These dimensions are measure at the outermost extreme of the plastic body.
- 4. Through hole diameter value = End Hole Diameter
- 5. PCB through hole pattern as per IPC-2222



		· ·		
SYM	ı	millimeters	5	
311/1	MIN	NOM	MAX	
Α	3.56	4.19	4.83	
A1	0.51	0.95	1.40	
A2	2.03	2.48	2.92	
b	0.38	0.70	1.02	
b2	1.02	1.40	1.78	
С	0.36	0.56	0.76	
D	14.22	15.37	16.51	
D1	8.38	8.89	9.40	
D2	12.19	12.66	13.13	
Е	9.65	10.16	10.67	
е	2.54 BSC			
e1		5.08 BSC		
e2	1.03	1.13	1.23	
e3	1.17	1.27	1.37	
E1	6.86	7.87	8.89	
E2	_	_	0.76	
L	12.57	13.65	14.73	
L1	_	-	6.35	
ØP	3.53	3.81	4.09	
H1	5.84	6.35	6.86	
Q	2.54	2.98	3.43	
Q1	8.38	8.51	8.64	
θ		5°		
θ1		5°		


DOCUMENT NUMBER:	98AON66225E	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO220-3 10.16x15.37x4.19	TO220-3 10.16x15.37x4.19, 2.54P		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

TO220-3 10.16x15.37x4.19, 2.54P CASE 221AL ISSUE B

DATE 22 APR 2025

RECOMMENDED PCB PATTERN



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

DOCUMENT NUMBER:	98AON66225E	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO220-3 10.16x15.37x4.19	TO220-3 10.16x15.37x4.19, 2.54P	

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales