Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TO-263-7, 1700 V, 410 mohm

UF3C170400B7S



TO-263-7
CASE 418BA

Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gatedrive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-263-7 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

Features

- On-resistance $R_{DS(on)}$: 410 mΩ (Typ)
- Operating Temperature: 175 °C (Max)
- Excellent Reverse Recovery: Q_{rr} = 70 nC
- Low Body Diode V_{FSD}: 1.5 V
- Low Gate Charge: Q_G = 23.1 nC
- Low Intrinsic Capacitance
- ESD Protected: HBM Class 2 and CDM Class C3
- This Device is Halogen Free and RoHS Compliant with Exemption 7a, Pb-Free 2LI (on second level interconnection)

Typical Applications

- Switching Power Supplies
- Auxiliary Power Supplies
- Load Switches

MARKING DIAGRAM



UF3C170400B7S	= Specific Device Code
A	= Assembly Location
YY	= Year
WW	= Work Week
ZZZ	= Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

© Semiconductor Components Industries, LLC, 2024

MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	V_{DS}		1700	V
Gate-source Voltage	V_{GS}	DC	−25 to +25	V
Continuous Drain Current (Note 1)	I_D	T_C = 25 °C	7.6	A
		T_C = 100 °C	5.9	A
Pulsed Drain Current (Note 2)	I_{DM}	T_C = 25 °C	14	A
Single Pulsed Avalanche Energy (Note 3)	E_{AS}	L = 15 mH, I_{AS} = 1.25 A	11.7	mJ
Power Dissipation	P_{tot}	T_C = 25 °C	100	W
Maximum Junction Temperature	$T_{J, max}$		175	°C
Operating and Storage Temperature	T_J, T_{STG}		−55 to 175	°C
Reflow Soldering Temperature	T_{solder}	Reflow MSL 1	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by $T_{J, max}$.
2. Pulse width t_p limited by $T_{J, max}$.
3. Starting T_J = 25 °C.

THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		–	1.2	1.5	°C/W

Share Feedback
Your Opinion Matters

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – STATIC						
Drain-source Breakdown Voltage	BV_{DS}	V_{GS} = 0 V, I_D = 1 mA	1700	–	–	V
Total Drain Leakage Current	I_{DSS}	V_{DS} = 1700 V, V_{GS} = 0 V, T_J = 25 °C	–	1.5	60	μA
		V_{DS} = 1700 V, V_{GS} = 0 V, T_J = 175°C	–	5.5	–	
Total Gate Leakage Current	I_{GSS}	V_{DS} = 0 V, T_J = 25 °C, V_{GS} = −20 V / +20 V	–	6	±20	μA
Drain-source On-resistance	$R_{DS(on)}$	V_{GS} = 12 V, I_D = 5 A, T_J = 25°C	–	410	515	mΩ
		V_{GS} = 12 V, I_D = 5 A, T_J = 125°C	–	780	–	
		V_{GS} = 12 V, I_D = 5 A, T_J = 175°C	–	1070	–	
Gate Threshold Voltage	$V_{G(th)}$	V_{DS} = 5 V, I_D = 10 mA	3	4.7	6	V
Gate Resistance	R_G	f = 1 MHz, open drain	–	4.1	–	Ω
TYPICAL PERFORMANCE – REVERSE DIODE						
Diode Continuous Forward Current (Note 1)	I_S	T_C = 25 °C	–	–	7.6	A
Diode Pulse Current (Note 2)	$I_{S, pulse}$	T_C = 25 °C	–	–	14	A
Forward Voltage	V_{FSD}	V_{GS} = 0 V, I_S = 2 A, T_J = 25 °C	–	1.5	1.75	V
		V_{GS} = 0 V, I_S = 2 A, T_J = 175 °C	–	2.4	–	
Reverse Recovery Charge	Q_{rr}	V_{DS} = 1200 V, I_S = 5 A, V_{GS} = −5 V, R_{G_EXT} = 10 Ω, di/dt = 4000 A/μs, T_J = 25 °C	–	70	–	nC
Reverse Recovery Time	t_{rr}		–	29	–	ns
Reverse Recovery Charge	Q_{rr}	V_{DS} = 1200 V, I_S = 5 A, V_{GS} = −5 V, R_{G_EXT} = 10 Ω, di/dt = 4000 A/μs, T_J = 150 °C	–	67	–	nC
Reverse Recovery Time	t_{rr}		–	27	–	ns
TYPICAL PERFORMANCE – DYNAMIC						
Input Capacitance	C_{iss}	V_{DS} = 1200 V, V_{GS} = 0 V, f = 100 kHz	–	734	–	pF
Output Capacitance	C_{oss}		–	13.6	–	
Reverse Transfer Capacitance	C_{rss}		–	2	–	
Effective Output Capacitance, Energy Related	$C_{oss(er)}$	V_{DS} = 0 V to 1200 V, V_{GS} = 0 V	–	15.5	–	pF
Effective Output Capacitance, Time Related	$C_{oss(tr)}$		–	28	–	
C_{OSS} Stored Energy	E_{oss}	V_{DS} = 1200 V, V_{GS} = 0 V	–	11.2	–	μJ
Total Gate Charge	Q_G	V_{DS} = 1200 V, I_D = 5 A, V_{GS} = 0 V to 15 V	–	23.1	–	nC
Gate-drain Charge	Q_{GD}		–	6.5	–	
Gate-source Charge	Q_{GS}		–	5.6	–	
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 1200 V, I_D = 5 A, Gate Driver = 0 V to +15 V, $R_{G, EXT}$ = 50 Ω, Inductive Load, FWD: 2x UJ3D1202TS in series, T_J = 25 °C	–	43	–	ns
Rise Time	t_r		–	16	–	
Turn-off Delay Time	$t_{d(off)}$		–	102	–	
Fall Time	t_f		–	27.5	–	
Turn-on Energy	E_{ON}		–	143	–	μJ
Turn-off Energy	E_{OFF}		–	29	–	
Total Switching Energy	E_{TOTAL}		–	172	–	

Share Feedback
Your Opinion Matters

ELECTRICAL CHARACTERISTICS (T_J = +25 °C unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
TYPICAL PERFORMANCE – DYNAMIC						
Turn-on Delay Time	$t_{d(on)}$	V_{DS} = 1200 V, I_D = 5 A, Gate Driver = 0 V to +15 V, $R_{G, EXT}$ = 50 Ω, Inductive Load, FWD: 2x UJ3D1202TS in series, T_J = 150 °C	–	33	–	ns
Rise Time	t_r		–	15	–	
Turn-off Delay Time	$t_{d(off)}$		–	99	–	
Fall Time	t_f		–	35	–	
Turn-on Energy	E_{ON}		–	127	–	μJ
Turn-off Energy	E_{OFF}		–	27	–	
Total Switching Energy	E_{TOTAL}		–	154	–	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Share Feedback
Your Opinion Matters

TYPICAL PERFORMANCE DIAGRAMS



Figure 1. Typical Output Characteristics at T_J = −55 °C, t_p < 250 µs



Figure 2. Typical Output Characteristics at T_J = 25 °C, t_p < 250 µs



Figure 3. Typical Output Characteristics at T_J = 175 °C, t_p < 250 µs



Figure 4. Normalized On-Resistance vs. Temperature at V_{GS} = 12 V and I_D = 5 A



Figure 5. Typical Drain-Source On-Resistances at V_{GS} = 12 V



Figure 6. Typical Transfer Characteristics at V_{DS} = 5 V

Share Feedback
Your Opinion Matters

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 7. Threshold Voltage vs. Junction Temperature at V_{DS} = 5 V and I_D = 10 mA



Figure 8. Typical Gate Charge at V_{DS} = 1200 V and I_D = 5 A



Figure 9. 3rd Quadrant Characteristics at T_J = −55 °C



Figure 10. 3rd Quadrant Characteristics at T_J = 25 °C



Figure 11. 3rd Quadrant Characteristics at T_J = 175 °C



Figure 12. Typical Stored Energy in C_{OSS} at V_{GS} = 0 V

Share Feedback
Your Opinion Matters

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 13. Typical Capacitances at f = 100 kHz and V_{GS} = 0 V



Figure 14. DC Drain Current Derating



Figure 15. Total Power Dissipation



Figure 16. Maximum Transient Thermal Impedance



Figure 17. Safe Operation Area at T_C = 25 °C, D = 0, Parameter t_p



Figure 18. Reverse Recovery Charge Qrr vs. Junction Temperature

Share Feedback
Your Opinion Matters

TYPICAL PERFORMANCE DIAGRAMS (continued)



Figure 19. Clamped Inductive Switching Energy vs. Drain Current at V_{DS} = 1200 V and T_J = 25 °C



Figure 20. Clamped Inductive Switching Energy vs. Junction Temperature at V_{DS} = 1200 V, and I_D = 5 A



Figure 21. Clamped Inductive Switching Turn-on Energy vs. Gate Resistor R_{G_EXT}



Figure 22. Clamped Inductive Switching Turn-off Energy vs. Gate Resistor R_{G_EXT}

Share Feedback
Your Opinion Matters

APPLICATIONS INFORMATION

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.onsemi.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at www.onsemi.com

ORDERING INFORMATION

Part Number	Marking	Package	Shipping†
UF3C170400B7S	UF3C170400B7S	TO-263-7	800 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Share Feedback
Your Opinion Matters



TO−263−7 10.18x9.08x4.43, 1.27P
CASE 418BA
ISSUE B

DATE 17 APR 2025



SYM	MILLIMETERS		
	Min	Nom	Max
A	4.30	4.43	4.56
A1	0.00	0.13	0.25
A2	2.45	2.60	2.75
b	0.50	0.60	0.70
b1	0.50	-	-
c	0.40	0.50	0.60
c1	0.40	-	-
c2	1.20	1.30	1.40
D	8.93	9.08	9.23
D1	5.85	6.00	6.15
D2	7.90	8.00	8.10
e		1.27 BSC	
E	10.08	10.18	10.28
E1	6.82	7.22	7.62
E2	6.50	7.55	8.60
E3	3.50	3.60	3.70
H	15.00	15.50	16.00
H1		6.78 REF	
H3		7.30 REF.	
L	1.90	2.20	2.50
L1	0.98	1.20	1.42
L3		0.25 BSC	
L4		5.22 REF	
ØP1	0.65	0.75	0.85
ØP2		1.50 REF	
θ		5°	
θ1		3°	

Notes:

1. Dimensioning and Tolerancing as per ASME Y14.5M, 2018.
2. Controlling Dimension : Millimeters
3. Package body sides exclude mold flash and gate burrs.
4. Dimension L is measured on gauge plane.
5. Dimension c1 and b1 applies to base metal only.

DOCUMENT NUMBER:	**98AON13800G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**TO−263−7 10.18x9.08x4.43, 1.27P**		**PAGE 1 OF 2**

onsemi and onsemi are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

TO−263−7 10.18x9.08x4.43, 1.27P
CASE 418BA
ISSUE B

DATE 17 APR 2025

RECOMMENDED PCB FOOTPRINT



RECOMMENDED STENCIL APERTURE



NOTE: LAND PATTERN AND STENCIL APERTURE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

PCB FOOTPRINT with PACKAGE OVERLAY



DOCUMENT NUMBER:	**98AON13800G**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	**TO−263−7 10.18x9.08x4.43, 1.27P**		**PAGE 2 OF 2**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

© Semiconductor Components Industries, LLC, 2025

onsemi, ONSEMI , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as−is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at
www.onsemi.com/support/sales