

# Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TO-263-7, 650 V, 27 mohm

### **UF3SC065030B7S**

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO-263-7 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads, and any application requiring standard gate drive.

#### **Features**

- On-resistance  $R_{DS(on)}$ : 27 m $\Omega$  (Typ)
- Operating Temperature: 175 °C (Max)
- Excellent Reverse Recovery:  $Q_{rr} = 425 \text{ nC}$
- Low Body Diode V<sub>FSD</sub>: 1.3 V
- Low Gate Charge: Q<sub>G</sub> = 43 nC
- Threshold Voltage V<sub>G(th)</sub>: 5 V (Typ) Allowing 0 to 15 V Drive
- Package Creepage and Clearance Distance > 6.1 mm
- Kelvin Source Pin for Optimized Switching Performance
- ESD Protected, HBM Class 2
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

#### **Typical Applications**


Any controlled environment such as:

- Telecom and Server Power
- Industrial Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating



TO-263-7 CASE 418BA

#### MARKING DIAGRAM




UF3SC065030B7S = Specific Device Code

A = Assembly Location

YY = Year WW = Work Week ZZZ = Lot ID

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 9 of this data sheet.

1

#### **MAXIMUM RATINGS**

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	$V_{DS}$		650	V
Gate-source Voltage	V <sub>GS</sub>	DC	-25 to +25	V
Continuous Drain Current (Note 1)	I <sub>D</sub>	T <sub>C</sub> = 25 °C	62	Α
		T <sub>C</sub> = 100 °C	44	Α
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	T <sub>C</sub> = 25 °C	230	Α
Single Pulsed Avalanche Energy (Note 3)	E <sub>AS</sub>	L = 15 mH, I <sub>AS</sub> = 4 A	120	mJ
Power Dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25 °C	214	W
Maximum Junction Temperature	T <sub>J, max</sub>		175	°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Reflow Soldering Temperature	T <sub>solder</sub>	Reflow MSL 3	245	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by T<sub>J, max</sub>.

2. Pulse width t<sub>p</sub> limited by T<sub>J, max</sub>.

3. Starting T<sub>J</sub> = 25 °C.

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$		_	0.54	0.7	°C/W

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - STATIC	•			•		•
Drain-source Breakdown Voltage	BV <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650	-	-	V
Total Drain Leakage Current	I <sub>DSS</sub>	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = 25 ^{\circ}\text{C}$	_	6	150	μΑ
		V <sub>DS</sub> = 650 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 175°C	-	30	-	
Total Gate Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, T_J = 25 ^{\circ}\text{C}, \\ V_{GS} = -20 \text{ V} / +20 \text{ V}$	-	6	±20	μΑ
Drain-source On-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 12 V, I <sub>D</sub> = 40 A, T <sub>J</sub> = 25°C	-	27	35	mΩ
		V <sub>GS</sub> = 12 V, I <sub>D</sub> = 40 A, T <sub>J</sub> = 125°C	-	36	-	1
		V <sub>GS</sub> = 12 V, I <sub>D</sub> = 40 A, T <sub>J</sub> = 175°C	-	43	_	1
Gate Threshold Voltage	V <sub>G(th)</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 mA	4	5	6	V
Gate Resistance	R <sub>G</sub>	f = 1 MHz, open drain	-	4.5	_	Ω
TYPICAL PERFORMANCE - REVERSE DIOD	E					
Diode Continuous Forward Current (Note 1)	I <sub>S</sub>	T <sub>C</sub> = 25 °C	-	_	62	Α
Diode Pulse Current (Note 2)	I <sub>S, pulse</sub>	T <sub>C</sub> = 25 °C	-	_	230	Α
Forward Voltage	V <sub>FSD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A, T <sub>J</sub> = 25 °C	_	1.3	1.4	V
-		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A, T <sub>J</sub> = 175 °C	-	1.35	_	
Reverse Recovery Charge	Q <sub>rr</sub>	$V_{DS} = 400 \text{ V}, I_S = 50 \text{ A}, V_{GS} = -5 \text{ V},$	-	425	_	nC
Reverse Recovery Time	t <sub>rr</sub>	$R_{G\_EXT} = 10 \Omega$ , di/dt = 2650 A/ $\mu$ s, $T_{J} = 25 ^{\circ}$ C	-	25	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	$V_{DS} = 400 \text{ V}, I_S = 50 \text{ A}, V_{GS} = -5 \text{ V},$	_	280	-	nC
Reverse Recovery Time	t <sub>rr</sub>	$R_{G_{LXT}} = 10 \Omega$ , di/dt = 2650 A/μs, $T_{J} = 150 ^{\circ}$ C	-	20	-	ns
TYPICAL PERFORMANCE - DYNAMIC	l	•		1		<u> </u>
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V,	-	1500	_	pF
Output Capacitance	C <sub>oss</sub>	f = 100 kHz	_	320	_	1
Reverse Transfer Capacitance	C <sub>rss</sub>		-	2.3	-	1
Effective Output Capacitance, Energy Related	C <sub>oss(er)</sub>	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	-	230	-	pF
Effective Output Capacitance, Time Related	C <sub>oss(tr)</sub>		_	520	-	
C <sub>OSS</sub> Stored Energy	E <sub>oss</sub>	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V	-	18.5	-	μJ
Total Gate Charge	$Q_{G}$	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 40 A,	-	43	-	nC
Gate-drain Charge	$Q_{GD}$	$V_{GS} = -5 \text{ V to } 12 \text{ V}$	-	11	-	
Gate-source Charge	Q <sub>GS</sub>		-	19	-	1
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 40 A,	-	25	-	ns
Rise Time	t <sub>r</sub>	Gate Driver = $-5$ V to $+12$ V, Turn-on $R_{G, EXT} = 8.5 \Omega$ ,	-	28	-	]
Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G, EXT} = 22 \Omega$ , Inductive Load,	-	45	-	1
Fall Time	t <sub>f</sub>	FWD: same device with $V_{GS} = -5 \text{ V}$ ,	ı	11	-	
Turn-on Energy	E <sub>ON</sub>	$R_G = 22 \Omega, T_J = 25  ^{\circ}C$	ı	334	-	μJ
Turn-off Energy	E <sub>OFF</sub>		ı	90	-	]
Total Switching Energy	E <sub>TOTAL</sub>		-	424	-	

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 $^{\circ}$ C unless otherwise specified) (continued)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - DYNAMIC						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 40 A,	-	23	_	ns
Rise Time	t <sub>r</sub>	Gate Driver = $-5$ V to $+12$ V, Turn-on R <sub>G. EXT</sub> = $8.5 \Omega$ ,	-	26	_	
Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G, EXT} = 22 \Omega$ , Inductive Load,	-	46	_	
Fall Time	t <sub>f</sub>	FWD: same device with $V_{GS} = -5 \text{ V}$ ,	_	9	_	
Turn-on Energy	E <sub>ON</sub>	$R_G = 22 \Omega, T_J = 150  ^{\circ}C$	-	308	-	μJ
Turn-off Energy	E <sub>OFF</sub>		-	75	_	
Total Switching Energy	E <sub>TOTAL</sub>		-	383	_	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **TYPICAL PERFORMANCE DIAGRAMS**




Figure 5. Typical Drain-Source On-Resistances at V<sub>GS</sub> = 12 V

ID, Drain Current (A)

 $\label{eq:VGS} V_{GS}, \mbox{ Gate-Source Voltage (V)}$  Figure 6. Typical Transfer Characteristics at  $V_{DS}=5~V$ 

#### TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 7. Threshold Voltage vs. Junction Temperature at  $V_{DS} = 5 \text{ V}$  and  $I_{D} = 10 \text{ mA}$ 




Figure 8. Typical Gate Charge at  $V_{DS} = 400 \text{ V}$ and  $I_D = 40 \text{ A}$ 




Figure 9.  $3^{rd}$  Quadrant Characteristics at  $T_J = -55$  °C




Figure 10.  $3^{rd}$  Quadrant Characteristics at  $T_J = 25$  °C




Figure 11.  $3^{rd}$  Quadrant Characteristics at  $T_J = 175$  °C




Figure 12. Typical Stored Energy in  $C_{OSS}$  at  $V_{GS} = 0 \text{ V}$ 

\_oss (μJ)

#### TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 13. Typical Capacitances at f = 100 kHz and  $V_{GS}$  = 0 V




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at  $T_C$  = 25 °C, D = 0, Parameter  $t_p$ 




Figure 18. Clamped Inductive Switching Energy vs. Drain Current at T<sub>J</sub> = 25 °C

#### TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 19. Clamped Inductive Switching Turn-on Energy vs.  $R_{G, EXT\_ON}$ 




Figure 20. Clamped Inductive Switching Turn-off
Energy vs. R<sub>G, EXT\_OFF</sub>




Figure 21. Clamped Inductive Switching Energy vs. Junction Temperature at  $V_{DS}$  = 400 V and  $I_{D}$  = 40 A




Figure 22. Reverse Recovery Charge Qrr vs. Junction Temperature

#### **APPLICATIONS INFORMATION**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see <a href="https://www.onsemi.com">www.onsemi.com</a>.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at www.onsemi.com

#### ORDERING INFORMATION


Part Number	Marking	Package	Shipping <sup>†</sup>
UF3SC065030B7S	UF3SC065030B7S	TO-263-7	800 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

E1

**-** E3 •







#### TO-263-7 10.18x9.08x4.43, 1.27P CASE 418BA ISSUE B

**DATE 17 APR 2025** 


D1

(H3)





**⊕** 0.25mm **M** B A **M** 



#### Notes:

- 1. Dimensioning and Tolerancing as per ASME Y14.5M, 2018.
- 2. Controlling Dimension: Millimeters
- 3. Package body sides exclude mold flash and gate burrs.
- 4. Dimension L is measured on gauge plane.
- 5. Dimension c1 and b1 applies to base metal only.

SYM A A1	Min 4.30 0.00	Nom 4.43	Max		
A1		4.43			
	0.00	I 4.40	4.56		
4.0	0.00	0.13	0.25		
A2	2.45	2.60	2.75		
р	0.50	0.60	0.70		
b1	0.50	-	=		
С	0.40	0.50	0.60		
c1	0.40	-	=		
c2	1.20	1.30	1.40		
О	8.93	9.08	9.23		
D1	5.85	6.00	6.15		
D2	7.90	8.00	8.10		
е	1.27 BSC				
Е	10.08	10.18	10.28		
El	6.82	7.22	7.62		
E2	6.50	7.55	8.60		
E3	3.50	3.60	3.70		
Η	15.00	15.50	16.00		
H1		6.78 REF			
Н3		7.30 REF.			
L	1.90	2.20	2.50		
L1	0.98	1.20	1.42		
L3		0.25 BSC			
L4	5.22 REF				
ØP1	0.65	0.85			
ØP2	0.65 0.75 0.85 1.50 REF				
θ	5°				
θ1	3°				

DOCUMENT NUMBER:	98AON13800G Electronic versions are uncontrolled except when accessed directly from the Do Printed versions are uncontrolled except when stamped "CONTROLLED COPY"		
DESCRIPTION:	TO-263-7 10.18x9.08x4.43, 1.27P		PAGE 1 OF 2

onsemi and ONSemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.


# **TO-263-7 10.18x9.08x4.43, 1.27P**CASE 418BA ISSUE B

**DATE 17 APR 2025** 

#### RECOMMENDED PCB FOOTPRINT


# 

#### RECOMMENDED STENCIL APERTURE



NOTE: LAND PATTERN AND STENCIL APERTURE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

#### PCB FOOTPRINT with PACKAGE OVERLAY



DOCUMENT NUMBER:	98AON13800G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO-263-7 10.18x9.08x4.43, 1.27P		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales